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Abstract 
This thesis is mainly focused on the development of (i) phase shifting transformers 
(PSTs) mathematical and simulation models that can be used for the short-circuit and 
protection studies, and (ii) new phase shifting transformers protection methods that 
provide more secure and sensitive solutions than the standard current differential 
protection. 
The first part of this thesis describes and presents the modeling of the single-core 
standard-delta, and two-core symmetrical and asymmetrical PST for protection and short-
circuit studies. The models already available for such types of PSTs have limitations and 
require detailed test report data from the manufacturers. However, winding test data at 
each tap position is seldom available from the manufacturers. Moreover, they are 
confined to the balanced system conditions. The proposed modeling approach is based on 
the development of positive, negative and zero-sequence networks. Derived mathematical 
relations are further used to develop the relations of winding terminal voltages, currents 
and impedances as a function of tap position. Accuracy of the presented models is 
verified mathematically with the manufacturer’s test report data. Furthermore, 
electromagnetic transients program (EMTP) modeling, in commercially available 
simulation tools such as PSCAD/EMTDC and RTDS, is done in order to further verify 
the proposed models. The proposed modeling approach does not rely on the availability 
of the manufacturer test report data and only requires the nameplate information. It can 
also be used for both balanced and unbalanced system conditions. 
The second part of the thesis presents two protection principles: (a) electromagnetic 
differential protection, and (b) directional comparison-based protection. The main motive 
behind the development of new protection principles is to develop a solution that is more 
secure, sensitive and offers high-speed protection. Correct implementation of these 
techniques for the protection of various kinds of PSTs comes across various problems 
and hence leads us to the proposed solution of those issues. Both techniques solve the 
problems of conventional challenges such as magnetizing inrush current, core saturation, 
non-standard phase shift, external fault with current transformer (CT) saturation, etc. The 
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electromagnetic differential protection principle can only be applied to the PST it 
represents and it requires tap position tracking. A directional comparison-based approach 
can be applied to any kind of PST without tracking the tap position.  
Keywords 
Angle Regulating Transformer, Current Differential Protection, Electromagnetic 
Transient including DC (EMTDC), Phase Shifting Transformer, Power Systems 
Computer Aided Design (PSCAD), Power System Protection, Real-Time Digital 
Simulator (RTDS), Relaying, Short-circuit Modeling, Transformer, Transformer 
Protection.  
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Chapter 1  
Power System Protection 
An electrical power system comprises a complex network of elements such as generators, 
transformers, transmission and distribution lines, etc. For a stable and secure operation of 
a power system, these elements must perform their function continuously, so that the 
system quantities or parameters, such as voltage, current, impedance, frequency, power 
and power direction, remain within tolerable limits [1]. However, faults, which are 
random in nature, result in the change of system parameters that can be in, or out, of the 
range of tolerable limits. Occurrence of faults, therefore, can occur at any time and at any 
location within the power system network. Although an occurrence of a fault is rare, 
every element of a power system endures some failure or disturbance eventually. 
For a safe and secure operation, such that minimizes risk to human life and damage to 
expensive power system elements, it is of utmost importance that steps must be taken in 
order to remove the faults in a very selective and fast way [2]. To detect and disconnect 
the faulted element of a power system network, the provision of an adequate protection 
system is very important. Protective relays, together with the other elements of power 
system protection, e.g. breakers and fuses, serve to provide a safe operation of a power 
system network with minimum damage to people and property in the occurrence of any 
fault or disturbance.  
1.1. Zones of Protection 
A protection system is responsible for isolating a faulty area of a power system network 
so that the rest of the power system continues to operate without severe damage due to a 
high fault current. A protection zone defines the portion of a power system such that any 
fault anywhere in the zone is detected and isolated from rest of the power system by the 
protective system responsible for that zone. As shown in Figure 1.1, each zone represents 
one or more power system elements such as generator, transformer, busbar, transmission 
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line and motor. On occurrence of fault, isolation of zone is done by circuit breakers, 
therefore circuit breaker define the boundary of the zone, each zone represents one or 
more power system elements such as the generator, transformer, busbar, transmission line 
or motor. In the event of a fault, zones are isolated by the circuit breakers. Therefore, a 
circuit breaker defines the boundary of the zone.  
Another aspect of protection zones is that the overlapping of two neighboring zones helps 
in the detection of faults in the unprotected portion of the zone. In the event of a fault in 
the overlapping of zones, both neighboring zones are isolated, and hence a larger part of 
the power system, which corresponds to both zones involved in the overlap, will be 
isolated. Therefore, the overlapping zone is normally made as small as possible. 
1.2. Aspects of the Protection System  
A. Reliability 
Reliability is the most important requisite of applying a protective relay. Faults are rare in 
nature, and therefore the relay remains inoperative for a long time, but when a fault 
occurs, the relays must respond instantly and correctly. Two important attributes of 
reliability are dependability and security [3]. Dependability implies that protection relays 
must operate when they are required to operate. Whereas, security implies that the relay 
must operate when it is not required to operate.  
 
Figure 1.1: Typical zones of protection in power system. 
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B. Speed 
To minimize any damage to the power system equipment due to a fault, a protective 
system must respond quickly and isolate the faulted zone from the rest of the power 
system by operating the zone circuit breakers.   
C. Discrimination or Selectivity  
As mentioned before, a relay must respond to a fault within its zone of protection and 
isolate the faulted zone or element from the rest of the power system. Discrimination is 
mainly of two kinds: absolute and dependent. Absolute discrimination implies that the 
protection system detects and discriminates the fault in an out of the defined zone of 
protection and responds to faults that lie in its zone of protection [4]. Examples include 
unit protection systems such as generator, transformer or busbar protection. Dependent or 
relative discrimination implies that a protection system responds to faults based on a 
correlation or co-ordination with the other protective relays that also detect the same 
abnormal condition. 
D. Sensitivity 
Sensitivity of the relay refers to the minimum operating level of the operating quantities,  
such as current in over-current or differential relays and voltage in over- or under-voltage 
relays [2], [4]. For instance, a transformer current differential protection must be sensitive 
enough to detect low current faults. 
1.3. Basic Protection Principles 
Most of the relays can be classified based on the protection principles they present. 
According to reference [5], protection principles can be classified as:  
A. Magnitude Relays  
The operating quantity defined in these relays corresponds to the magnitude of the input 
measuring quantity. For example, over-voltage relay operates if the voltage magnitude 
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(peak or rms) exceeds the defined threshold or pickup setting defined by the protection 
engineer. Another common example of magnitude relay is over-current relay.  
B. Directional Relays:  
These relays react to a fault in the defined directions. The direction of a fault can 
normally be known from the phase angle between the operating and reference, or 
polarizing, quantity. For example, the phase angle between a current and a voltage is 
commonly used in directional relays, or the phase angle of one current may be compared 
with that of another current. 
C. Ratio Relays 
These relays operate by monitoring the operating quantity calculated by taking the ratio 
of the two input signals that are expressed in phasor quantities. Ratio relays can be 
designed to operate using the magnitude or phase, or a combination of both. Distance and 
directional comparison relays are the most common types of ratio relays. 
D. Differential Relays  
A differential relay is always used as a unit protection. The operating principle of the 
differential relay is to monitor the current entering and leaving the zone of protection. 
During the normal or external fault conditions, the current measured into the zone is 
always equal to the current leaving the zone, and therefore the vector sum of both 
currents is always zero (ideally). However, in the event of internal fault conditions it 
measures a large differential current. Differential protection is commonly used for the 
protection of transformers, motors, generators and short-transmission lines. 
1.4. Transformer Protection 
A transformer is one of the most important and expensive elements in a power system 
network. Transformers are available in various types, and therefore can be classified 
based on purpose, design and construction, number of phases, etc. However, common 
types of transformers are substation, distribution, autotransformer, phase shifter and 
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zigzag. Applications of these transformers are everywhere in the power system, and 
therefore a fault in a transformer can result in a whole or partial discontinuity of the 
power supply. In the event of a fault, if a transformer is not isolated quickly, this fault can 
lead to severe damage and interruption of the power supply. Thermal stress due to a high 
fault current can result in the deterioration of the winding insulation. To minimize 
damage, and for a reliable and secure power system operation, proper transformer 
protection – both electrical and mechanical – is very important. Features like sensitivity 
and security must be considered when applying a transformer protection system. 
The three main objectives of transformer protection are:  
1. Detection of internal faults with high sensitivity 
2. High speed isolation of the transformer in the event of a fault 
3. Security/stability against the external fault, or no-faulted, system conditions for 
which tripping of the transformer is not required. 
Proper protection minimizes the cost of repair, production loss, adverse effect on the 
balance of the system, damage to the adjacent equipment and the period of unavailability 
of the damaged equipment [6]. Therefore, proper protection with a high speed of 
operation and sensitivity is very important, especially in the cases where there are HV 
power transformers involved. 
Typical statistics of fault distribution over the power system network shows that 
transformer faults account for 12–20% of the total number of faults over the period of 
one full year. Transformer faults can be categorized based on the internal and external 
conditions. Internal faults can be categorized as: winding phase-to-phase, phase-to-
ground faults; winding inter-turn faults; core insulation failure; shorted laminations; over 
fluxing and tank faults. Whereas, external applied conditions could result in overloads, 
overvoltage and over fluxing [2]. 
The type of protection system employed depends on the application, size and importance 
of the transformer. Depending on the application, transformers are normally available in a 
wide range of ratings – typically from a few kVA to hundreds of MVA. Primary 
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protection is needed against faults and overload conditions. There is no single standard 
available to protect all kinds of the transformers [6]. The most cost-effective schemes 
with a high speed and sensitivity are desirable. Transformers larger than 5 MVA are 
usually equipped both with electrical and mechanical types of relays. Commonly used 
electrical protection principles are: current differential, over-current, earth-fault and 
overload protections. Whereas, mechanical relays are pressure guard (Buchholz-relay), 
and pressure relay for the tap changer compartment and oil-level monitor. However, 
transformers smaller than 5MVA are usually equipped with over-current and earth-fault 
protections. 
1.5. Phase Shifting Transformers  
Phase shifting transformers are widely used for the control of power flow over parallel 
transmission lines. Power flow control becomes necessary in today’s deregulated power 
system market, when parallel transmission paths are owned or operated by different 
operators. PST offers a complete, reliable and more economical solution for the control 
of power flow as compared to FACTS devices [7]. PSTs are available in unique designs 
and constructions when compared to the standard power transformers. Moreover, they are 
among the most expensive transformer kinds in their family.  
These transformers are available in various design and application types, depending on 
the power system application. Based on design and construction, they are available in 
two-core (indirect) and single-core (direct) constructions. Based on the application type, 
they can be categorized as symmetrical or asymmetrical. According to reference [8], a 
symmetrical design alters the phase angle with equal magnitudes of source- and load-side 
voltages, whereas an asymmetrical design alters the phase shift and voltage magnitude, 
which can cause changes in the reactive power flow. The advantage of the symmetrical 
design over asymmetrical is that the phase shift angle is the only parameter that 
influences the power flow. 
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1.6. Research Objective 
Power system protection ensures a reliable and stable operation of the power system 
equipment. Standard and phase shifting transformers are normally protected by various 
protection elements and differential protection is considered as the main protection 
technique. Differential protection is known for its distinguished features such as speed 
and selectivity. However, it is also known that it has a strong association with the various 
traditional challenges such as magnetizing inrush current, saturation of core, CT ratio 
mismatch, compensation of zero-sequence current, external fault with CT saturation, etc.  
A phase shifting transformer represents both magnetically coupled and electrically 
connected zones of protection, thus making it unique in design from the standard 
transformer that only represents the magnetically coupled zone. Therefore, standard 
current differential protection that reflects ampere-turn relation (of the magnetically 
connected windings) cannot offer a complete overall protection solution for a PST. 
Moreover, various existing proposed solutions, based on differential protection, 
encounter a number of various new challenges in addition to conventional ones that could 
result in jeopardizing the security and sensitivity of the PST current differential 
protection. New and traditional challenges, and the performance of existing differential-
based techniques, lead and motivate us to the development of new protection approaches 
that ensure a solution that is not prone to these challenges. 
Primarily, the scope of the research work was mainly to develop a new protection 
technique. However, the unavailability of the PST short circuit and simulation models 
that must represent an accurate mimic of the PST, leads us to the development of the 
modeling of the various kinds of PST for short circuit and protection studies. Therefore, 
this research work mainly focuses on the development of PST protection as well as 
modeling. 
Phase I: A phase shifting transformer is categorized based on the application and 
construction type. Therefore, there is no standard model available that represents all kinds 
of PST. This work presents modeling of three kinds of PSTs: single-core standard delta, 
two-core symmetrical and two-core asymmetrical. The modeling approach is based on 
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the development of sequence (positive, negative and zero) impedance-based networks of 
PSTs. The established sequence-based models can be used for both balanced and 
unbalanced system conditions. Unlike existing PST models, the proposed model does not 
rely on the availability of the manufacturer’s test report data. The derived relations are 
used to estimate the various transformer parameters necessary to develop the simulation 
and short circuit models. Validation of the proposed models is done by comparing the 
results obtained from our proposed model and the real transformer test report data from 
the manufacturer. Validation results show that the presented transformer models are 
accurate enough and represent a good mimic of real PSTs.  
Phase II: The second phase of the research work consists of the development of new 
protection strategies that solve the problems associated with the conventional differential 
protection techniques. This work considers two protection approaches applied previously 
for the protection of the standard transformers. These approaches are based on the 
electromagnetic differential protection (EDP) based method and the directional 
comparison-based technique. Correct implementation of these techniques for the 
protection of various kinds of PSTs comes across various problems, and hence leads us to 
the proposed solution of those issues. Both techniques solve the problems of conventional 
challenges such as magnetizing inrush current, core saturation, non-standard phase shift, 
external fault with CT saturation, etc. The electromagnetic differential protection method 
can only be applied to the PST it represents. However, the directional comparison-based 
approach can be applied to any kind of PST. 
The main contributions of the thesis are: 
• Performance analysis of the traditional and alternate PST current differential-
based  protection techniques. 
• Development of short circuit and EMTP models of single-core standard-delta, and 
two core PSTs. 
• Development of a new protection algorithm based on the electromagnetic 
differential protection principle for standard-delta and delta-hexagonal PSTs. 
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• Development of a universal protection algorithm based on the directional 
comparison-based technique. 
1.7. Thesis Outline 
Chapter 2 gives an overview of the phase shifting transformer. Various types of PSTs are 
discussed in more detail, and this is followed by the basic working principle of a PST. 
The existing available short-circuit and EMTP models are discussed based on the 
literature surveys. The second part of the chapter discusses the traditional and alternate 
current differential-based approaches in addition to the basic standard transformer current 
differential protection. Moreover, various differential current measuring principles are 
discussed, and this is followed by an outline of the limitations of the conventional 
differential approaches. 
Chapter 3 presents the proposed mathematical modeling of standard-delta and two-core 
phase shifting transformers. It also presents a validation of the proposed models using the 
manufacturers test report data. Moreover, EMTP modeling based on the proposed 
mathematical models in commercially available EMTP tools – like RTDS and 
PSCAD/EMTDC – is also presented in chapter 3. 
The development of the new protection algorithm based on electromagnetic differential 
protection principles for standard-delta and delta-hexagonal PSTs are presented in 
Chapter 4. This chapter also discusses and addresses various problems associated with 
these techniques – followed by the proposed solutions. Various tests are performed to 
check and validate the performance of the proposed algorithms in EMTP-based tool 
PSCAD.  
Chapter 5 presents the development of the PST universal protection algorithm based on 
the directional comparison philosophy that can be applied for the protection of all types 
of PSTs. Various challenges, along with the solutions, are presented to make the 
proposed solution more sensitive and secure. Various tests are performed to check the 
performance of the proposed solution.  
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Chapter 7 summarizes the presented work and presents a brief performance comparison 
between the old and newly presented protection techniques. This chapter is followed by a 
list of references. Appendix A presents the proposed short-circuit modeling of the two-
core asymmetrical PST. Appendix B describes the analog and digital signal processing 
approaches followed by phasor estimation using a discrete Fourier transformer (DFT). 
Appendix C lists the data and configurations of the power system simulation models used 
for the testing and verification of the proposed techniques. Additional simulation results 
are provided in Appendix D and E. 
1.8. List of Publications 
1 U. Khan, T. S Sidhu, “A Comparative Performance Analysis of Three Differential 
Current Measuring Methods Associated with Phase Shifting Transformer 
Protection”, 12th International Conference on Environment and Electrical 
Engineering (EEEIC), 2013, pp 297-302.  
2 U. Khan, T.S. Sidhu, “Modeling of Single-Core Standard-delta and Two-Core 
Symmetrical Phase Shifting Transformers for Protection Studies”, submitted to IEEE 
Transaction on Power Delivery, ‘revision 2’ (paper id: TPWRD-01255-2012.R2). 
3 U. Khan, T.S. Sidhu, A New Algorithm for the Protection of Delta-Hexagonal Phase 
Shifting Transformer, IET Proc.-Gener. Transm. Distrib., ‘in press’ (paper id: GTD-
2013-0135.R1). 
4 U. Khan, T.S. Sidhu, “Protection of Standard-Delta Phase Shifting Transformer 
Using Terminal Currents and –Voltages”, submitted to Electric Power Systems 
Research, ‘under review’ (paper id: EPSR-D-13-00977). 
5 U. Khan, T.S. Sidhu, “Directional Comparison Based Universal Algorithm for the 
Protection of Phase Shifting Transformer” submitted to IEEE Transaction on Power 
Delivery, ‘under review’ (paper id: TPWRD-00967-2013). 
1.9. Summary 
This chapter has briefly introduced the importance and basic concepts of power system 
protection. Both standard and phase shifting transformers current differential protection 
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principles have been reviewed. Various issues and challenges associated with the 
modeling and protection of phase shifting transformers have been outlined–followed by 
the thesis organization and list of publications. A literature review of the phase shifting 
transformers modeling and protection will be discussed in the following chapter. 
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Chapter 2  
Phase Shifting Transformers - Modeling and 
Protection 
This chapter presents a detailed review of the basic working principle and types of phase 
shifting transformers. A literate survey reviews the existing PSTs modeling 
methodologies and current differential-based protection approaches. Comparative 
performance analyses of the various current differential measuring principles are 
presented to show the importance of the thesis research work scope. 
2.1. Phase Shifting Transformers 
With the growth of power system networks, the control of active power over parallel 
transmission lines is very important. Due to the deregulation of the electricity market, 
today’s transmission systems are not as simple as they were in the past; the loading of the 
parallel transmission lines now depends on the contractual transmission path. The transfer 
of power flow over the parallel transmission system is achieved using power-flow control 
devices. These devices actually transfer power flow from an overloaded transmission line 
of the power system to lines with free transmission capability. Phase shifting 
transformers (PSTs) present an economical and reliable solution as compared with 
flexible alternating current transmission system (FACTS) devices, e.g., dynamic-flow 
controller and unified/interline power-flow controller [7], [8].  
The active power flow over the transmission line is given as follows:  
αsin
L
21
Z
VV
P =  
where V1 and V2 are the sending- and receiving-side voltages, respectively, α is the phase 
shift between V1 and V2, and ZL is the reactance of the transmission line. 
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The flow of the active power over the transmission line can be achieved by controlling 
the voltages, but this is not a useful solution because of the greater influence of voltage 
on the reactive power. By lowering the reactance of the transmission line using the 
capacitor in series, the control of power flow can be achieved [8]. The third method is by 
varying the phase shift between two ends voltages using phase shifting transformers. 
2.1.1. Basic Working Principle 
As shown in Figure 2.1(a), with PST, the power flow is controlled by changing the phase 
shift angle between the PST source- and load-side voltages – VS and VL, respectively. The 
subscripts S and L correspond to the PST source and load sides, respectively. Phase shift 
δ can be varied by adding the varying quadrature voltage (∆V) between the two ends 
voltages, as shown in Figure 2.1(b). Assuming inductive load, the quadrature voltage 
must be 90o phase lag or lead to the load-side voltage (VL). Therefore, phase shift can be 
advanced or retarded; advanced phase shift means that the load-side terminal voltage 
leads the source-side terminal voltage; retard phase shift means that the load-side 
terminal voltage lags the source-side terminal voltage [9].  
The phase shifting transformers are available in various designs and types; however, they 
use the same basic technique to create the quadrature voltage. Quadrature voltage (∆V) 
can be obtained using the delta or quadrature windings. The source and load sides are 
connected by the secondary delta-winding (series winding); whereas primary delta-
winding (exciting winding) is connected to the other two phases to obtain the delta-
voltage by simply subtracting the other two phases from each other. Therefore, under 
load conditions, a change in ∆V can be obtained by using the on-load tap changer 
(OLTC). 
2.1.2. Types of Phase Shifting Transformers 
Phase shifting transformers are mainly categorized into four types, each with a different 
design and construction. Each design uses the same basic methodology to create the 
quadrature voltage by simply subtracting the other two phases from each other at the 
exciting winding, whereas the source and load sides are connected to the series winding. 
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A PST can be constructed as two-core (indirect) or single-core (direct). Both types of 
constructions have advantages and disadvantages. 
According to [8], a symmetrical design alters the phase angle with equal magnitudes of 
source- and load-side voltages, whereas an asymmetrical design alters the phase shift and 
voltage magnitude, which can cause changes in the reactive power flow. The advantage 
of a symmetrical design over asymmetrical is that the phase shift angle is the only 
parameter that influences the power flow. However, it uses two single-phase OLTCs per 
phase and therefore, it is more costly than the asymmetrical design. Asymmetrical design 
alters both phase shift and voltage magnitude. It is known from the aforementioned 
discussion that a variation in voltage has greater influence on reactive power than active 
power. 
 
a) 
 
b) 
Figure 2.1: Application and working of a phase shifting transformer a) parallel transmission system with 
PST; b) demonstration of phase shift angle and quadrature voltage.  
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Figure 2.2 shows three single-core design types. The single-core design can be 
constructed as standard-delta symmetrical (Figure 2.2(a)), delta-hexagonal symmetrical 
(Figure 2.2(b)) and squashed-delta asymmetrical (Figure 2.2(c)). The single-core design 
is simple and economical. An on-load tap changer(s) is installed on the series winding 
that is connected with the system source and load sides. The two main disadvantages of 
this type of construction are: OLTC(s) exposure to over-voltages and through-faults; 
secondly, to prevent the OLTC from system over-voltages and through-fault currents, the 
OLTC must be selected with higher specifications; however, it’s not an economical 
solution. Moreover, the short-circuit impedance of the PST varies between maximum and 
zero, therefore influencing the contribution of fault currents in the system [10]. 
Figure 2.3 and Figure 2.4 show two types of commonly used two-core designs: 
symmetrical (Figure 2.3) and asymmetrical (Figure 2.4) [8], [9]. These types consist of 
 
a) 
         
                                                b)                                                            c) 
Figure 2.2: Schematic diagrams of single-core PSTs (a) standard-delta symmetrical, (b) delta-hexagonal 
symmetrical, and (c) squashed-delta asymmetrical. 
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series and exciting units. As shown in Figure 2.3, the source and load sides are connected 
to the series unit primary winding, whereas primary windings of the exciting unit are 
connected to the system voltage level. The secondary windings of the series unit are 
connected with the other two phases of the secondary of the exciting unit, therefore 
making a delta connection to create the quadrature voltage [9]. Quadrature voltage can be 
controlled or changed by the OLTC installed at the secondary of the exciting unit. 
The two-core construction is not as economical as the single-core, but has the advantages 
of a non-direct connection between the exciting unit and the system, neutral grounding, 
and a constant zero sequence impedance. Moreover, it offers greater flexibility in 
selecting the step voltage and the current of the regulating winding. 
2.2. Modeling of the Phase Shifting Transformers  
For the protection and short-circuit studies, it is important to have a good representation 
of the system, or power system element, under investigation. The transformer can be 
modeled either based on the core geometrical information of the windings and core, or 
from measured parameters (leakage inductance, resistance) at the terminal of the 
transformer at the manufacturer’s facility.  
Modeling based on the core geometrical information requires the exact core dimensions, 
along with the number of turns and its magnetic characteristics. However, core 
information is not generally available. As shown in Figure 2.5, the core information 
generally required is the magnetic path length or length of the limb/yoke, the cross-
sectional area of the winding limb/yoke and the permeance of the limb/yoke. Using the 
geometrical information, winding impedance parameters (self and mutual impedance) can 
be calculate to model the transformer [11].  
Modeling based on the winding parameters measured from the terminal short- and open-
circuit tests at the manufacturer’s facility is generally considered as more simpler and 
practical because of the availability of information. Nameplate information contains the 
total effective or apparent impedance of the transformer obtained from the short- and 
open-circuit tests.  
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Figure 2.3: Schematic diagram of a two-core symmetrical PST. 
 
 
Figure 2.4: Schematic diagram of a two-core asymmetrical PST. 
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The leakage impedance of the windings can be approximated using the total effective 
impedance and number of winding turns. For instance, in a standard two windings 
transformer, the voltage across the windings can be represented by equations (2.1) and 
(2.2).  
2121111111 Idt
dMI
dt
dLIRV ++=                               (2.1) 
2222221212 Idt
dLIRI
dt
dMV −−=                               (2.2) 
where 
V1 and V2 are the terminal voltages across winding 1 and winding 2, respectively. 
I1 and I2 are the terminal currents in winding 1 and winding 2, respectively. 
R11 and R22 are the resistances of winding 1 and winding 2, respectively. 
L11 and L22 are the leakage inductances of winding 1 and winding 2, respectively. 
 
Figure 2.5: Core structure of a two-winding transformer. 
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M12 and M21 are the mutual impedances between winding 1 and winding 2. 
Mutual impedances (M12, M21) between winding 1 and winding 2 are considered equal 
in a linear transformer model and therefore can be replaced by M [12]. The model takes 
into account the winding resistances (R11, R22) and the leakage inductances (L11, L22).  
As shown in Figure 2.6(a), using (2.1) and (2.2), the equivalent impedance of the 
windings (Zwdg1, Zwdg2) can be represented as  
wNMwLRZwdg ++= 11111                                         (2.3) 
)( 2222
2
2 wLRNNwMZ wdg −−=                               (2.4) 
where  
Zwdg1 and Zwdg2 are the equivalent impedance of the windings 1&2, respectively. 
Zwdg1 and Zwdg2 are the equivalent impedance of the windings 1&2, respectively. 
N is the turn-ratio between winding 1&2. 
Equations (2.3) and (2.4) are the equivalent impedances of winding 1 and winding 2 at as 
seen at winding 1 of the transformer, respectively. The overall impedance of the 
transformer can be represented as [13].  
2wdg1wdgwdg ZZ +=12Z                                                (2.5) 
As mentioned before, impedance (Zwdg12) is the total effective or apparent leakage 
impedance of the two-winding transformer. It is normally obtained from the short-circuit 
test of the transformer. The short-circuit test is done by making winding 2 short and 
applying the voltage at winding 1, as shown in Figure 2.6(b). It is justified to assume that 
the shunt impedance (or magnetizing branch impedance) M is significantly larger than L2. 
Therefore, from the short-circuit test, the magnetizing branch can be neglected and 
therefore, by measuring the current the equivalent impedance Zwdg12 can be calculated as 
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1
1
12 I
VZwdg =  
Similarly, from the open circuit test, as shown in Figure 2.6(c), we can determine the 
magnetizing current Im which during the open circuit test equals I1. Therefore, the mutual 
impedance (M) can be calculated from the applied voltage and measured current.  
From the above discussion, it can be concluded that to determine the winding parameters 
(self and mutual inductances) one must have the measurements from the short-circuit and 
open-circuit tests. In practice, the nameplate information, that contains Zwdg12 or the 
 
a) 
Zwdg1
NM>>L2V1
I1
V2=0V2=0
Zwdg2
 
b) 
 
c) 
Figure 2.6: Two-winding transformer: (a) equivalent circuit, (b) short-circuit test, and (c) open-circuit 
test. 
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equivalent impedance (positive- and/or zero-sequence) and the magnetizing current, can 
easily be obtained from the manufacturer. From these two parameters, we can further 
calculate the winding parameters. 
However, due to the unique and complex designs of PSTs, the positive- and zero-
sequence impedances (total apparent or effective impedances), obtained by the short-
circuit tests, cannot be used in a straightforward way to approximate the impedances of 
the single-phase windings of the PST. In this context, the only useful relationships, that 
we have found, between the total effective impedance and windings’ impedances are 
derived in reference [12]. However, the relations are not derived as a function of tap 
position but are mainly useful at maximum tap position. The nameplate information of a 
PST only contains the positive sequence impedance (and zero-sequence impedance) at 
the maximum tap position. Unlike a standard transformer, the nameplate information is 
not enough to model the PST for all tap positions. Therefore, to approximate the 
windings impedances, using those relations, we require detail test report data from the 
manufacturer, which is not easy to obtain from the manufacturer. Secondly, in complex 
design types of PSTs, it is not easy to segregate total effective impedance into windings 
impedances.  
There are a few other models suggested in this context [14]-[19]. Reference [14] gives 
some very brief suggestions for the short-circuit modeling of the PST but lacks in 
establishing the complete short-circuit model. Short-circuit modeling based on the 
sequence impedance of the hexagonal PST is proposed and validated with the 
manufacturer test data in [15]. Reference [16] suggests the winding parameter 
(impedance and resistance) estimation for the two-core PST using the apparent 
impedance measured by the manufacturer at each tap position. References [17]–[19] also 
suggest modeling of the two-core symmetrical and hexagonal PSTs, respectively, based 
on the test report data. 
Moreover, most of the available models represent a balanced system. However, for short-
circuit and protection studies it is important to have a model that also represents 
unbalanced system conditions (symmetrical component-based). Also there is no EMTP 
 22 
 
model available in tools like PSCAD and RTDS for various kinds of PSTs. To model a 
PST in EMTP, existing models have to rely on detailed test report data from the 
manufacturer.  
2.3. Protection of the Phase Shifting Transformers 
2.3.1. Current Differential Protection 
For many years, current differential protection has been widely used for the protection of 
busbars, generators, transformers and lines. Speed and selectivity are the two main 
advantages of differential protection, and it therefore only responds to faults within the 
boundary of the protected zone in a very fast manner. 
As shown in Figure 2.7, the percentage differential characteristic is used to discriminate 
between internal and external faults by comparing the differential vs. restrain point with 
the defined characteristic. The differential protection technique is based on the 
comparison of the differential current (Idiff) with the restraining current (Ires) [6]. 
Differential current is measured using Kirchhoff’s law by taking the vector sum of the 
current entering and leaving the zone of protection. The zone of differential protection is 
normally defined by the positioning of the current transformers (CTs). However, the zone 
of protection can be the representation of either a magnetically coupled circuit (e.g. 
transformer) or electrically connected circuit (e.g. busbar or lines). Any change in the 
defined zone leads to an imbalance between the current entering and leaving the zone 
and, therefore, results in the differential current. Therefore, current differential protection 
is sensitive to most of the internal faults. However, the sensitivity of differential 
protection is dependent on the fault-current level. 
Differential and restrain currents for a standard two winding transformer can be defined 
as  
21 IIdiffI +=  
21 IIresI +=  
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a) 
 
b) 
Figure 2.7: Standard transformer differential protection: (a) schematic diagram of a two-winding 
transformer with differential relay, (b) percentage differential rely characteristic. 
According to the above relations, ideally in the event of an internal fault, Idiff and Ires are 
equal to the fault current, while in the event of an external fault, Idiff is zero and Ires is 
equal to double the fault current. 
2.3.2. Differential Current Measuring Principles (DCMP) 
As mentioned previously, differential current is measured based on Kirchhoff’s law by 
taking the vector sum of the current entering and leaving the circuit (zone). The 
differential current measuring principle (DCMP) reflects the kind of circuit it represents. 
Therefore, based on the circuit types and algorithms used to measure differential current, 
we can distinguish and categorize the differential current measuring methods as follows: 
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• DCMP 1: Differential current measuring principle that reflects the ampere-turn 
relation of the magnetically-coupled transformer windings like in a standard 
transformer, as shown in Figure 2.8(a). 
• DCMP 2: Differential current measured by taking the vector-sum of the current 
entering and leaving the electrically connected circuit like in bus-bar, as shown in 
Figure 2.8(b). 
• DCMP 3: Differential current measured by taking the vector-sum of the reference 
and compensated currents without knowing the type of zone it represents, as 
shown in Figure 2.8(c). 
2.3.3. Phase Shifting Transformer Differential Protection 
As with a standard transformer, biased differential protection has been used as a main 
form of protection for phase shifting transformers. Unlike a standard transformer, due to 
the unique design and construction of a PST, the current distribution inside the PST 
represents both magnetic and electric circuits. Therefore, various old and new differential 
protection-based approaches [14], [19]−[21] could be distinguished based on the 
differential current measuring principle that reflects the type of circuit it is representing. 
Approach 1 [14]  
Reference [14] proposes the current differential methods for the protection of two-core 
symmetrical (Approach 1A) and single-core hexagonal PST (Approach 1B).  
 
 
Figure 2.8: Differential current measuring principles of: (a) magnetically-coupled circuit, (b) electrically-
connected circuit, and (c) compensated two end currents. 
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1) Approach 1A: Due to the complex design of a PST, the availability of the 
terminal currents of all windings is not always possible, thus the PST zone of protection 
is divided into two sub-zones of protection. As shown in Figure 2.9, differential relay 87S 
protects the magnetically-couple zone of series unit windings and is extended to the 
secondary winding of the exciting unit. The differential current measuring principle 
reflects the ampere-turn (DCMP 1) relation of the magnetically-coupled series unit 
windings as 
( ) ( ) eALBSB
s
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AS IIIN
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IDIFF −+−+= 11)87(
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where ISA, ISB, ISC and ILA, ILB, ILC are the source- and load-side currents and IeA, IeB, IeC 
are the currents in the secondary windings of the exciting unit. 
Differential relay 87P protects the electrically connected zone of the series- and exciting-
unit primary windings (DCMP 3). The distribution of the series winding is such that the 
differential current can be written as 
EALASAAP IIIIDIFF −−=)87(  
EBLBSBBP IIIIDIFF −−=)87(  
ECLCSCCP IIIIDIFF −−=)87(  
where IEA, IEB, IEC are the currents in the primary windings of the exciting unit. 
Approach 1B: As shown in Figure 2.10, the differential protection of a delta-hexagonal 
PST comprises two electrically-connected zones of differential protection elements each 
protecting the electrically connected series (87M) and exciting winding (87N) zones. The 
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differential current measured (DCMP 2) in the electrically connected series winding zone 
can be presented as 
bcLASAAM IIIIIDIFF −+−=)87(  
caLBSBBM IIIIIDIFF −+−=)87(  
abLCSCCM IIIIIDIFF −+−=)87(  
where Ia, Ib, Ic are the currents in the exciting windings. 
Similarly, the differential current measured (DCMP 2) in electrically connected exciting 
winding zone can be presented as 
')87( aaAN IIIDIFF +=  
')87( bbBN IIIDIFF +=  
')87( ccCN IIIDIFF +=  
 
Figure 2.9: Schematic diagram of primary (87P) and secondary (87S) differential relays for two-core 
PST. 
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Approach 2 [20]  
References [20] presents the differential current measuring principle (DCMP 3) using the 
phase and magnitude compensation algorithm to measure the differential current from the 
vector sum of the source- and load-side compensated current without considering the PST 
type and construction. However, as in [20], the algorithm requires a tap position reading 
and base current at each tap position to compute the differential current. The general 
differential current measuring principle for both the two-core symmetrical and the delta-
hexagonal PSTs is presented by [20] as 
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where Ibase(D) is the base current of the source- or load-side as a function of the tap-
position (D) and δ is the phase shift between the source and load side. 
Approach 3 [21]  
Reference [21] proposes linear and non-linear current differential techniques for the 
protection of a delta-hexagonal PST along with the power differential and phase 
comparison techniques. The differential current measuring principle (DCMP 1) reflects 
the ampere-turn relation between the magnetically coupled windings. Various differential 
current measuring principles are presented with and without the requirement of the tap 
position reading. The linear differential current measuring principle as a function of the 
tap position is  
 28 
 
( ) ( )SBLASCLCA IIDIIN
DIDIFF +++⎟⎠
⎞⎜⎝
⎛ ++= 1
2
1
 
( ) ( )SCLBSALAB IIDIIN
DIDIFF +++⎟⎠
⎞⎜⎝
⎛ ++= 1
2
1
 
( ) ( )SALCSBLBC IIDIIN
DIDIFF +++⎟⎠
⎞⎜⎝
⎛ ++= 1
2
1
 
where N is the series-to-exciting windings turns ratio. 
2.4. Limitations of PST Differential Protection 
As discussed before, PST is available in various unique designs and constructions. All of 
the existing techniques are based on current differential philosophy. However, most of 
the differential algorithms reflect the type of PST they presents. Unlike the standard 
transformer differential protection, the same differential current measuring principle 
cannot be applied to each type of PST. Problems associated with differential protection 
can be categorized as traditional and non-traditional. 
 
Figure 2.10: Schematic diagram of a delta-hexagonal PST series winding (87M) and exciting winding 
(87N) differential relays.  
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2.4.1. Traditional Problems Associated with PST Differential Protection 
Category I− In the standard current differential protection, the differential current 
measuring principle reflects the ampere-turn of the magnetically coupled windings. For 
the proper measurement of the differential current, the current entering the zone of 
protection must balance (or be equal to) the current leaving the zone during normal 
system conditions. Therefore, when applying the differential protection to a transformer, 
the necessary currents compensation must be done prior to the computation of the 
differential and restraining currents. Compensation is normally done for  
• Phase shift due to winding connections across the transformer 
• Magnitude mismatch between the currents due to CT ratio mismatch  
• Zero-sequence current    
Traditionally, phase and magnitude compensation is done by using the external 
interposing current transformers, as a secondary replica of the main winding connections, 
or by a delta connection of the main CT’s to provide phase correction only. Today’s 
microprocessor based relays uses the built-in algorithm which solves the dilemma of 
magnitude, phase and zero-sequence compensation, thus enabling most combinations of 
transformer winding arrangements to be catered for, irrespective of the winding 
connections of the primary CT’s. This avoids the additional space and cost requirements 
of hardware interposing CT’s. Therefore, conventional differential protection uses well-
established solutions to these problems.  
Category II− Speed and selectivity are the two main advantages of the differential 
protection. However, it is also known that differential protection is always prone to the 
conditions that jeopardize the reliability (dependability and security/stability) of the relay. 
These conditions include: 
• Magnetizing inrush current 
• External faults with current transformer saturation 
• Internal fault right after current transformer saturation 
• Saturation of core  
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Magnetizing inrush current: Upon energization of the unloaded transformer, significant 
inrush currents at the source-side of the transformer can occur, as shown in Figure 2.11(a) 
obtained for a hexagonal PST. Magnetizing inrush currents phenomena can result in the 
mal-operation of the current differential relay, as shown in Figure 2.11(b).  
The differential current measuring principle that represents the electrically connected 
zone (Approach 1B) remains stable, whereas Approach 2 that presents DCMP 2 measures 
a false differential current; however, it is smaller than the differential current measuring 
principle that reflects the magnetic-coupled zone (Approach 3).  
 
 
a) 
 
b) 
Figure 2.11: Energization of an unloaded phase shifting transformer (a) magnetizing inrush currents, and 
(b) differential (Idiff) vs. restraining(Ibias) current characteristics. 
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Both approaches, 2 and 3, must be complemented with a blocking or restraining unit to 
ensure the security of the relay. Blocking of the relay operation solves this problem; 
however, in the event of an internal fault while the unloaded transformer is energized, 
traditional differential protection can result in a delay trip operation for the internal fault 
due to a trip block operation of the relay. Delay in the relay trip operation depends on the 
magnitude of the second harmonic content. As mentioned before, modern transformers 
generate a lower level of second harmonic, lowering or reducing the threshold setting 
may result in more secure operation of the relay, however, dependability is jeopardized. 
As shown in Figure 2.12, the differential relay operates very slowly for the internal fault 
during the magnetizing of the PST.  
 
a) 
 
b) 
Figure 2.12: Internal fault during magnetizing inrush currents (a) differential (Idiff) vs. restraining (Ibias) 
currents characteristic, and (b) demonstration of delay operation of the differential relay. 
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External Fault with CT saturation: Figure 2.13 shows the performance of the 
differential relay in the event of a load-side external AB fault with CT saturation. The 
load-side phase B CT is forced to saturate by increasing the CT secondary burden; the 
distorted three phase current waveforms are shown in Figure 2.13(a).  
Saturation of the CT results in the computation of false differential current, as shown in 
Figure 2.13(b). The standard differential relay must therefore be complemented with the 
indicator of CT saturation to block or prevent false operation of the differential relay 
during an external fault with the CT saturation. However, using the relay blocking during 
internal fault following the CT saturation can result in the delay operation of the 
differential relay. 
 
a) 
 
b) 
Figure 2.13: External fault with CT saturation: (a) profiles of load-side three phase currents (b) Idiff vs. 
Ibias current characteristic. 
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To prevent tripping due to magnetization of the transformer and saturation of the series 
winding, differential protection is complemented with an integrated harmonic blocking 
and/or flux restrained differential technique [22]. Flux restrained differential protection 
uses the winding currents and BH curve data. Due to the unconventional designs of PSTs, 
it is not possible to measure all of the winding terminal currents. Hence, an inrush 
blocking technique based on flux is not a practical solution. The lack of availability of 
BH curve data is another drawback. The widely used harmonic blocking technique uses a 
magnitude ratio of the 2nd and 5th harmonic to fundamental current to discriminate the 
fault from the CT saturation, inrush currents and transformer core saturation. Depending 
on the size of the transformer harmonic contents, setting is done normally between 15 
and 25% of the fundamental component. However, with the new development in 
transformer design and materials, characteristics of the harmonics have changed in 
modern transformers [23], [24]. Modern transformers run at a higher flux density and 
hence generate low harmonic contents during inrush currents [25]. Hence, using the 
harmonic as an indicator of the false differential current can affect the security of the 
differential relay.  
2.4.2. Non-Traditional Problems Associated with PST Differential 
Protection 
Due to the unique design and construction of PSTs, there are new challenges in addition 
to the aforementioned traditional challenges associated with the standard transformer 
differential protection. The new challenges include: 
• Non-standard phase shift between source and load sides  
• Saturation of series-winding  
• Dependence of differential and restraining current on tap-position  
• Measurement of winding currents  
• Replacement/repair of the buried CT  
• Turn-to-turn and turn-to-ground fault detection. 
Non-standard phase shift: In a standard transformer, the phase shift between the two 
ends is normally fixed and it is normally the multiple of 30 degrees leading or lagging. 
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As discussed before, in standard differential protection the phase shift across the 
transformer can be compensated externally or internally such that the differential current 
equals zero (ideally). In contrast, the phase shift across the phase shifting transformer is 
not fixed and is an increment of the non-standard phase-shift angle, and changes online as 
a function of the tap changer position (e.g. the maximum phase shift across the two ends 
of the PST is 35.1 deg with 32 steps, i.e. 1.1 deg / step). Therefore, unlike the standard 
differential protection of the sum of the current entering and leaving the PST, calculating 
the differential current is not easy or straightforward, and the conventional phase-shift 
compensation algorithm cannot be applied for the compensation of the phase shift. 
If the standard differential protection principle is applied to a PST, a large false 
differential will be measured, which varies as the phase shift between two ends varies. 
Sensitivity of the relay will be jeopardized if the minimum pickup is increased so that the 
false differential current lies below the operating characteristic. Figure 2.14 illustrates the 
differential current as a function of the tap position 
Saturation of series-winding: In all of the PST types, the voltage rating of the series 
winding, which connects the source- and load-side terminals with the system, is lower 
than the voltage rating of the system connected [14]. An external fault can result in a 
significant increase in the terminal voltage (as shown in Figure 2.15a). If the voltage drop 
across the winding exceeds the volts-per-turn capability of the transformer’s iron core, 
that core leg can saturate (Figure 2.15(a) shows the distorted current signals due to 
saturation of series-winding), resulting in an over-excitation condition. This can lead to 
the mal-operation of the differential protection (as shown in Figure 2.15(c)) in [14]-[19]. 
Dependence of differential and restraining current on tap-position: As reported in [27], 
although the problem of non-standard phase shift is solved by tracking the tap-position in 
approaches 2 and 3, the measurement of the differential current still shows dependence 
on the tap position. The differential current during normal system conditions increases as 
the phase shift varies from maximum to minimum. A higher slope setting of the 
differential/restraining characteristic can solve the problem, but sensitivity is 
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compromised in the event of a low fault current while the PST is operating at higher tap 
positions. 
Measurement of winding currents: The differential protection that represents the 
magnetically coupled windings is more sensitive to an internal fault than the one using 
the differential current measuring principles DCMP 2 and DCMP 3 [27]. However, PSTs 
are available in various unique designs and constructions. It is not always possible to 
measure the winding currents to calculate the differential current that represents the 
magnetically coupled windings. For example, a two-core PST can be constructed in one 
or two tanks. The secondary of the series and exciting windings are normally connected 
internally. Current measurements are available at the neutral of the secondary winding of 
the exciting unit. Therefore, conventional differential protection [14] only presents the 
ampere-turn of the series unit windings. However, it is not practically possible to apply 
the differential protection that presents the magnetically coupled winding of the exciting 
unit due to the unavailability of the current measurements on the secondary of the 
exciting unit terminals.   
 
Figure 2.14: Differential current as a function of tap position (D). 
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Replacement/repair of the buried CT: The unconventional construction of a PST does 
not allow access to the secondary of the series and exciting units. Therefore, current 
transformers are installed during the manufacturing stage of the PST. These CTs are 
buried in the PST tank. In case of any damage to these CTs, then it is difficult to replace 
or repair. 
Turn-to-turn and turn-to-ground fault detection: In traditional differential protection, 
the measuring principle of the differential current is based on an ampere-turn balance 
between the magnetically coupled windings. Any imbalance due to a fault is monitored 
by the differential protection as a differential current. The differential current produced 
due to an imbalance in the ampere-turn coupling of the windings depends on the level of 
the fault current. The level of the fault current depends on the fault resistance, and the 
number of shorted turns, etc. [26]. Depending on the number of shorted turns, the fault 
current is very high; however, the differential current is relatively very small [2]. 
 
a)                                                                              b) 
 
 
       c) 
Figure 2.15: Saturation of the series winding: (a) source-side phase voltages, (b) distorted currents of 
exciting winding terminals, and (c) differential relay characteristic 
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Therefore, the current differential protection has limited sensitivity to turn-to-turn faults. 
Negative-sequence differential protection is the other solution to detect a turn-to-turn 
fault [1]. However, it is also insensitive in the event of a low-current turn-turn fault [1]. 
Another method commonly used is the sudden-pressure or gas-type relay [2]. 
As reported in [27], a differential technique [14] is not able to detect a turn-to-turn fault 
in a hexagonal PST and in the primary of the exciting unit of the two-core PST. Detection 
of the turn-to-turn fault dilemma in a hexagonal PST is solved by [21] and [20]. In a two-
core PST, detection of turn-to-turn faults in the primary of the exciting winding is solved 
by [20] but it loses the detection of series-unit secondary winding faults [27].  
2.5. Summary 
This chapter presented a brief outline of the basic working principle, types, modeling and 
differential protection of a phase shifting transformer. The existing available modeling 
solutions and their limitations are described. Various current differential-based protection 
principles are outlined, and the traditional and non-traditional problems associated with 
them are described in detail.  
All existing methods based on differential protection have a strong association with 
conventional and new challenges. These challenges influence the overall performance 
and proper operation of the differential protection applied to a PST. Therefore, a 
significant scope of research work still exists for the development of new protection 
techniques that provide a solution, which shows a good level of immunity to false 
differential current conditions in addition to internal/external fault discrimination. 
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Chapter 3  
Modeling of Phase Shifting Transformers 
This chapter presents the proposed modeling of the single-core standard delta and two-
core symmetrical phase shifting transformers for protection and short-circuit studies. 
Validation of the derived models with the manufacturers’ testing data are presented for 
both types of PSTs, followed by the inter-turn and turn-to-ground fault modeling and 
simulation profiles of current and voltage signals during normal and faulted system 
conditions. 
3.1. Introduction 
As discussed in section 2.2, to accurately model a PST for both balanced and unbalanced 
system conditions, the winding impedance at each tap position is required. However, 
detailed test report data is seldom available from the manufacturer. The nameplate 
information of the PST is not enough to model the PST with varying phase shift or tap 
position for the models already available. Detailed test report data must include the 
measured values of the impedances at each tap position based on short-circuit and open-
circuit tests of the actual transformer at the manufacturer’s facility.  
This thesis proposes the complete modeling of standard-delta and two-core 
symmetrical/asymmetrical PSTs based on the approach of deriving the relations for 
positive-, negative- and zero-sequence impedances as a function of the tap position. 
Further parameters estimation is done from the derived positive-, negative- and zero-
sequence impedances of the whole PST. The same approach has been used for the 
modeling of hexagonal PST in [15]. Unlike models already available [12], [14], [16]-
[19], the presented models of PSTs do not rely on the complete test report data from the 
manufacturers. The symmetrical component-based model can be accurately used for the 
short-circuit analysis. The derived model gives us an accurate mimic of the actual PST to 
study protection and control. Derived winding currents and voltages are functions of the 
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tap position. This helps in the protection settings, and in studying the behaviors of the 
system and of winding currents and voltages, with a varying phase change between the 
source and load sides. This work also presents the modeling of PSTs in the commercially 
available electromagnetic transient program (EMTP) tools. A real-time digital simulator 
(RTDS) is used to test, validate, and check the accuracy of the derived models, and to 
compare this with the test report data of the actual PSTs from the manufacturers. 
Additionally, EMTP -modeling of the winding internal faults (turn-to-turn and turn-to-
ground) are suggested to simulate the turn-to-turn, turn-to-ground, and winding-to-
winding faults for both kinds of PSTs. Phase and fault currents and voltages are of 
different natures, depending on the type of internal fault, span of the faulted part on the 
winding, and location of the fault (near or far from the neutral) [26]. Hence, the modeling 
of PSTs to simulate the internal faults is done keeping in mind the freedom of the varying 
span of the faulted part of the winding and the location of the turn-to-ground fault from 
neutral, i.e. close to neutral point or far from neutral point. 
3.2. Modeling of Standard-Delta Phase Shifting Transformer 
In this section, various expressions for the parameters are derived to accurately model the 
positive-, negative-, and zero-sequence impedance networks of the standard-delta PST. 
The accuracy of the derived model is further analyzed and validated with the 
manufacturer’s test report data.  
3.2.1. Calculation of Positive-Sequence Winding Impedances  
As shown in Figure 3.1, the tap winding with which the source (S) and load (L) are 
connected is called the series winding, whereas the excitation winding is connected to the 
other two phases, making delta connections. Hence, the quadrature voltage ∆V is 
developed; this, when added to the nominal voltage Vn, will generate the advanced 
(leading) or retard (lagging) phase shift between the source and the load sides [14]. 
Advanced phase shift means that the load-side terminal voltage leads the source-side 
terminal voltage; retard phase shift means that the load-side terminal voltage lags the 
source-side terminal voltage. As shown in Figure 3.1, on each phase two on-load tap 
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changers (OLTCs) are installed at source and load side terminals of series winding. Each 
tap changer is equipped with a change-over-switch (S) to achieve advance or retard phase 
shift.  
As shown in Figure 3.1, tap changer position (D) can be varied between maximum (D=±1 
pu) and minimum (D=0 pu) positions. Maximum positive (D=1) and negative (D=-1) tap 
positions corresponds to advanced and retard phase shift, respectively. The tap changer 
position D=1 and D=0, as shown in Figure 3.1, corresponds to maximum and minimum 
tap changer positions. By switching S, the tap position shown in Figure 3.1, can be 
changed from D=1 to D=-1. 
The turn-ratio of the series and exciting windings at a particular tap position D is as 
follows: 
DN
n
nD
V
V
a
A
a
A ==Δ
Δ
                                                                  (3.1) 
where ∆VA and ∆Va are the quadrature voltages across the series and exciting windings, 
respectively, whereas, nA and na are the number of turns in the series and exciting 
windings, respectively 
 
Figure 3.1: Winding connections of a standard-delta PST. 
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The load condition should be taken into account to derive the positive-, negative-, and 
zero-sequence impedances of the PST as a function of the tap position. The derived 
equations are further used to calculate the leakage impedance of the single-phase 
windings of the PST. 
As shown in Figure 3.2, it is assumed that the series winding (tapped winding) is equally 
divided into two windings (source-side and load-side). A linear model [13] of the 
transformer allows us to assume that the source-side series-winding leakage impedance 
ZA’ and the load-side series-winding leakage impedance ZA” are equal. Hence, ZA’= 
ZA”= ZA/2, where ZA is the leakage impedance of the total series winding. From Figure 
3.2, equations (3.2) and (3.3) can be written in terms of leakage impedance of the series 
winding as 
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Subtracting (3.3) from (3.2) and replacing ∆VA with ∆VaDN, we can obtain 
22
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Magnetizing branch of the transformer is ignored therefore; excitation current in the 
ampere-turn relation (3.5) is neglected.  
aaLA
A
SA
A InInDInD −=+
22
                                                  (3.5) 
where ISA, ILA, and Ia are the currents in the series winding at the source side, load side, 
and exciting winding, respectively.  
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Figure 3.2: Single-phase diagram of a standard-delta PST with winding impedances. 
 
Considering Figure 3.2, equation (3.6) gives us the relations of the currents in the series 
winding:   
aSALAcLAbSA IjIIIIII 3−=⇒+=+                       (3.6) 
Substituting (3-6) in (3-5) for ILA and solving Ia as a function of ISA we can get 
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−−=                                            (3.7) 
Using the circuit of Figure 3.2, we can write the expression for the quadrature voltage 
developed at the exciting winding as 
aanAa ZIVjV −−=Δ 3                                           (3.8) 
Replacing Ia in (3.8) with (3.7), and substituting (3.8) in (3.4) for ∆Va, we get 
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Solving VLA by adding (3.2) and (3.3) and substituting (3.9) for Vna, we can get 
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Equation (3.10) represents the positive-sequence impedance of the whole PST as a 
function of the tap position D. The above expression represents the phase shift angle 
δ(deg) between the source and load sides as a function of the tap position. 
The derived equation (3.10) is further used to find the winding leakage impedances (ZA 
and Za) at the maximum tap position (D=1). Hence, the effective positive-sequence 
impedance of the PST at the maximum tap position will become 
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Like in the two winding transformer, winding leakage impedances (ZA and Za) can be 
assumed half of the effective positive sequence impedance. Hence, using equation (11), 
we can find the series-winding impedance as a function of the square of tap position D. 
There is no tap changer on the exciting winding, so the exciting winding leakage 
impedance will remain the same for all tap positions. 
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In large transformers, resistance is very small compared to reactance, and therefore, 
reactance can be taken equivalent to impedance by neglecting resistance [28]. Winding 
resistance and reactance can be calculated from ZA using the positive sequence 
impedance angle. Parameter calculations using (3.12) and (3.13), when used back in 
(3.10) give us the positive-sequence impedance of the whole PST as a function of the tap 
position. Hence, to accurately model the PST, the manufacturer’s test report data is not 
required, except for the impedance at the maximum tap position given in the nameplate 
information. 
3.2.2. Calculation of Negative-Sequence Winding Impedances  
The negative-sequence impedance is equal to the positive-sequence impedance, and the 
equivalent circuit is similar, except that the phase shift will be of the same magnitude but 
in opposite directions. Thus, if the phase shift is +δ degrees for the positive-sequence 
quantities, the phase shift for the negative-sequence quantities will be −δ  degrees. 
3.2.3. Calculation of Zero-Sequence Winding Impedances  
Taking all the phase quantities (currents and voltages) to be equal in magnitude and in-
phase and rewriting (3.2), (3.3) we will get 
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Subtracting (3.15) from (3.14) and replacing ∆VA0 with ∆Va0DN, we can obtain 
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The ampere-turn equation can be rewritten as 
0000 SAaaaSAA DNIIInIDn =⇒−=                                        (3.17) 
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Using the circuit of Figure 3.2, the expression for the quadrature voltage developed at the 
exciting winding is 
000 aaa ZIV −=Δ                                                                      (3.19) 
Replacing Ia0 in (3.19) with (3.17) and substituting in (3.16) for ∆Vao, we can get  
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Equation (3.20) represents the zero-sequence impedance of the whole PST as a function 
of tap position D. 
The derived equation (3.20) is further used to find the winding leakage impedances (ZA0 
and Za0) at the maximum tap position (D=1). Hence, the zero-sequence impedance of the 
PST at the maximum tap position will become 
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The derived parameters (3.21) and (3.22), when used back in (3.20), will give us the zero-
sequence impedance of the whole PST as a function of the tap position.  
3.3. Validation of the Derived Positive- And Zero-Sequence 
Impedances Relations 
The derived relations of positive- and zero-sequence impedances are validated using the 
manufacturer’s test report data. From the derived positive- and zero-sequence 
impedances relations, we calculated the positive- and zero-sequence impedances as a 
function of the tap position for the whole PST, and compared this with the positive- and 
zero sequence impedances obtained at manufacturer’s facility. 
The manufacturer’s rating of the standard-delta PST is as follows: nominal power rating: 
Sn=30 MVA; nominal voltage rating: Vn =69 kV; maximum no-load phase shift: δ=±30 
deg in 32 steps; positive-sequence impedance at the maximum tap position: Z1(D=1)=9.52 
Ω; zero-sequence impedance at the maximum tap position: Z0 (D=1)=8.8872 Ω. 
Figure 3.3 shows the calculated positive-sequence impedance of the PST based on the 
proposed derived model (solid line) using (3.10), (3.12) and (3.13) and the 
manufacturer’s data (dots). Figure 3.3 also shows the calculated zero-sequence 
impedance of the PST based on our proposed model (solid line), using (3.20), (3.21) and 
(3.22), and the manufacturer’s data (dots). 
The matching of the calculated positive- and zero-sequence impedance values, as based 
on our proposed model and the manufacturer’s test values, shows that our proposed 
model is accurate enough and can be used for protection and short-circuit studies. The 
only required data from the manufacturer are the PST ratings, including the positive- and 
zero-sequence impedances at the maximum tap positions. There is no need for a detailed 
test report and data for each tap position. 
As mention before, the magnetizing branch is ignored in the presented model however; 
transformer protection studies do require magnetizing branch to simulate the core 
saturation effects on the applied protection. Saturation model of the transformer can be 
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obtained by adding the nonlinear inductance branch. In EMTP tools such as RTDS and 
PSCAD, this can be done by placing the saturation block across the excitation winding. 
3.4. Modeling of the Two-core Symmetrical Phase Shifting 
Transformer 
As in the previous section, different parameters are derived to accurately model the 
positive-, negative-, and zero- sequence impedance networks of the two-core symmetrical 
PST. The accuracy of the derived models is further analyzed and validated with the 
manufacturer’s test report data. 
3.4.1. Calculation of Positive-Sequence Winding Impedances  
As shown in Figure 3.4, source (S) and load (L) sides are connected to the primary 
winding of the series unit. The secondary windings of the series unit are connected to the 
tapped windings (secondary side) of the exciting unit, making a delta connection to create 
the quadrature voltage, which, when added to the nominal voltage, will generate the 
advanced (leading) or retard (lagging) phase shift between the source and the load sides. 
 
Figure 3.3: Positive- and zero-sequence impedance vs. tap position: calculated values using our 
proposed model (solid line) and values from the manufacturer’s test report data (dots). 
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The primary of the exciting unit is connected to the mid-point of the primary of the series 
unit. Both sides of the exciting unit are Y–N connected.  
As shown in Figure 3.4, the load tap changers are installed at secondary windings of the 
exciting unit. Each tap changer is equipped with a change-over-switch (S) to achieve 
advance or retard phase shift. 
Figure 3.4 shows the tap changer at maximum positive tap position (D=1), whereas other 
end of the tapped winding corresponds to the minimum tap position (D=0). By switching 
S, the tap position shown in Figure 3.4 can be converted from D=1 to D=-1. 
The turn ratios of the series and the exciting units at a particular tap position D are as 
follows: 
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where ∆VA and ∆Va are the quadrature voltages; VEA and VEa are the voltages across the 
primary and secondary of the exciting unit; nSA and nSa are the number of turns in the 
primary and the secondary windings of the series unit, respectively; nEA and nEa are the 
number of turns in the primary and the secondary windings of the exciting unit, 
respectively. 
The load condition should be taken into account to derive the positive-, negative-, and 
zero-sequence impedances of the PST as a function of the tap position. The derived 
equations are further used to calculate the leakage impedance of the single-phase 
windings of both series and exciting units.  
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Considering Figure 3.5, it is assumed that the primary winding of the series unit is 
equally divided into two windings (source side and load side), such that the leakage 
impedance of the source-side winding ZSA’ and the load-side winding ZSA” are equal. 
Hence, ZSA’= ZSA”= ZSA/2.  
Equations (3.25) and (3.26) can be written in terms of leakage impedance at the primary 
of the series unit, as shown in Figure 3.5.  
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Figure 3.4: Winding connections of a two-core symmetrical PST. 
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Subtracting (3.26) from (3.25) and replacing ∆VA with ∆VaNs, we can obtain 
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ZIZINVVV ++Δ+=                      (3.27) 
Using the circuit of Figure 3.5, we can write the expression for the quadrature voltage 
developed at the secondary of the series unit as 
SaaEaa ZIVjV +−=Δ 3                                                             (3.28) 
Transferring the secondary to the primary of the exciting unit, we can write the voltage 
and current relation as  
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Figure 3.5: Single-phase diagram of a two-core symmetrical PST. 
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The ampere-turn ratio of the series unit is 
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The ampere-turn ratio of the exciting unit is 
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Considering Figure 3.5, equation (3.32) gives the current relation between the secondary 
of the series and the exciting units 
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The distribution of currents in the primary of the series and exciting units is 
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Using (3.30) to (3.33), we can derive the following relations 
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Replacing ∆Va and Ia in (3.27) with (3.28) and (3.30), respectively, and by rearranging, 
we can get 
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Adding (3.25) and (3.26), and rearranging for VLA, we get 
( )LASASASAEALA IIZVVV −+−= 22                                   (3.36) 
Using (3.29) and (3.35), the expression for VEA can be found and used in (3.36) to get the 
following expression for VLA 
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where Z1(D) is the positive-sequence impedance as a function of the tap position of the 
PST represented by (3.38) and δ(deg) denotes the phase shift between the load- and 
source- sides. 
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The positive-sequence impedance of the series unit remains constant for any tap position. 
Hence, to find the winding leakage impedance of the series unit, we put D=0 in (3.38) 
such that Z1(D=0)=Ns2ZSa+ZSA. At D=0, Z1(D=0) is the equivalent impedance of the single-
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phase series-unit transformer shown in Figure 3.5. As done in the previous section, we 
can find the series-unit winding leakage impedances as below 
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)0(1"' 25.0 === DSASA ZZZ                                                     (3.40b) 
The positive-sequence impedance of the exciting unit is the function of the tap position 
D. The derived equation (3.38) with tap position D=1 can be used to find the positive-
sequence impedance of the exciting unit at the maximum tap, D=1, which is further used 
to find the winding leakage-impedances (ZEA and ZEa). Using (3.38) with D=1 
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From the above equation, we can find the exciting-unit primary and secondary windings 
leakage impedances as a function of the tap position as below. 
( ) ( )[ ]22)0(122)1(12 5.144312 5.0 SeDeSDSEA NNZNNZNZ +−+= ==       (3.41a) 
( ) ( )[ ]22)0(122)1(122 2 5.144312 5.0 SeDeSDseEa NNZNNZNN DZ +−+= ==            (3.41b) 
Parameter calculations using (3.40) and (3.41), when used back in (3.38), give us the 
positive-sequence impedance of the whole PST as a function of the tap position. Hence, 
to accurately model the PST, the manufacturer’s test report data are not required, except 
for the impedance at the maximum tap position and minimum tap positions that are given 
in the nameplate information. 
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3.4.2. Calculation of Negative-Sequence Winding Impedances  
The negative-sequence impedance is equal to the positive-sequence impedance, and the 
equivalent circuits are similar except that the phase shift will be of the same magnitude 
but in opposite directions. Thus, if the phase shift is +δ degrees for the positive-sequence, 
the phase shift for the negative-sequence quantities will be −δ degrees. 
3.4.3. Calculation of Zero-Sequence Winding Impedances  
Taking all the phasor quantities (currents and voltages) to be equal in magnitude and in-
phase and rewriting (3.25), (3.26) and (3.28) we will get   
22
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VV +Δ+=                                      (3.42) 
22
00
00
SA
LA
A
EALA
Z
I
V
VV −Δ−=                                      (3.43) 
aoaa ZIV 00 =Δ                                                                          (3.44) 
Subtracting (3.43) from (3.42), use (3.44) for Va0, and take ISA0 = ILA0. 
000000 SASAsaaLASA ZINZIVV ++=                               (3.45) 
The ampere-turn equation (3.30) will become 
00 aaSAA InIn =                                                                  (3.46) 
Using (3.46) for Iao in (3.45), we can get 
( )020000 SAsaSASALA ZNZIVV +−=                                 (3.47) 
0000 eqSASALA ZIVV −=                        
0
2
00 SAsSa ZNZZ +=                                                           (3.48) 
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Equation (3.48) represents the zero-sequence impedance of the whole PST. The zero-
sequence impedance of the exciting unit (ZEA0, ZEa0) is zero even when both sides of 
exciting units are grounded; this is because the secondary of the exciting unit is 
connected to the secondary of the series unit in delta. Hence, the zero-sequence 
impedance of the PST will remain constant for all tap positions. 
The derived equation (3.48) is further used to find the winding leakage impedances (ZSA0 
and ZSa0).  
2
0
0 5.0
s
Sa
N
ZZ =                                                                         (3.49) 
00 5.0 ZZ SA =                                                                      (3.50) 
3.4.4. Validation of the Derived Positive- and Zero-Sequence Impedance 
Relations 
Derived impedance relations for the proposed model are validated using the 
manufacturer’s test report data. From our derived positive- and zero-sequence 
impedances relations we calculated the positive- and zero-sequence impedances as a 
function of tap position for the whole PST and compared with the positive- and zero 
sequence impedances obtained at manufacturer’s facility for each tap position. 
The manufacturer’s rating of the two-core symmetrical PST is as follows:  nominal 
power rating: Sn = 480 MVA; nominal voltage rating: Vn = 230 kV; maximum no-load 
phase shift: δ = ± 35.1 deg in 32 steps; number of turns series unit: primary winding 220, 
secondary winding 272; number of turns exciting unit: primary winding 354, secondary 
winding 160;  positive-sequence impedance at maximum and minimum tap positions, 
Z1(D=1) = 11.44Ω and Z1(D=0) = 7.48Ω, respectively; zero-sequence impedance: Z0 = 
7.96Ω.  
Figure 3.6 shows the calculated positive-sequence impedance of the PST based on our 
proposed model (solid line), using (3.40) and (3.41), and the manufacturer’s data (dots).  
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The matching of the calculated positive-sequence impedance values, based on our 
proposed model and the manufacturer’s test values shows that our proposed model is 
accurate enough and can be used for protection and short-circuits studies. Figure 3.6 also 
shows the phase-shift angle as a function of the tap position obtained by using the derived 
relation and compared with the test report values. 
3.5. Emtp Modeling of Phase Shifting Transformers 
3.5.1. Modeling of Standard-Delta PST in EMTP  
To further verify the accuracy of our proposed model, EMTP modeling is done in RTDS. 
As shown in Figure 3.1 and Figure 3.2, three single-phase 3-winding transformer models 
are used to develop the standard-delta PST in EMTP by simply connecting the terminals 
of series and exciting windings externally. 
Single-phase transformer-windings voltage and reactance parameters are set based on the 
formulae derived in the previous sections. 
 
Figure 3.6: Positive-sequence impedance and phase-shift vs. tap position: Calculated values using our 
proposed model (solid line) and values from the manufacturer’s test report data (dots). 
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Rated voltage, windings 1 and 2: V1 = V2 = 0.5 Vn D N 
Rated voltage, winding 3: V3 = Vn   
Leakage reactance windings 1 and 2, ohms: X1 =X2 =0.5XA (Ω) 
Leakage reactance winding 3, ohms: X3 = Xa (Ω) 
Positive-sequence impedance measurements are made by making the source-side 
terminals of the series winding short-circuited, whereas the load-side terminals of the 
series winding are supplied with the three-phase voltage supply. For the validation of the 
zero-sequence impedance model, short-circuit tests were performed at different tap 
positions using the RTDS model by making the source-side terminals of the series 
winding short-circuited and supplied with the single-phase voltage supply (the other end 
of the supply is grounded), whereas the load side is short-circuited and connected with 
the ground. 
Figure 3.7 shows the measured positive- and zero-sequence impedance of our EMTP 
model, validated with the measured values from the manufacturer’s data. Figure 3.7 also 
shows us the accuracy of our proposed EMTP model. Hence, the digital model (EMTP) 
 
Figure 3.7: Positive- and zero-sequence impedance vs. tap position: Measured values from our EMTP 
model (solid line) and values from the manufacturer’s test report data (dots). 
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based on our proposed theoretical model has sufficient accuracy for protection and short-
circuit studies.  
As shown in Figure 3.7, at the maximum tap position there is a difference in the 
measured zero-sequence impedance of the EMTP model and the measured values from 
the manufacturer’s test report, which can result in values of the zero-sequence currents 
that are different from the actual. As recommended by [15], for the case where PST is 
operating at the maximum tap position, this difference in the zero-sequence impedance 
can be compensated by lowering the system zero-sequence impedance with the same 
proportion. 
3.5.2. Turn-to-Turn, Turn-to-Ground, and Winding-to-Winding Faults 
Modeling of a Standard-Delta PST 
To simulate the internal faults, the equivalent model of the standard-delta PST is 
suggested as in Figure 3.8. For the inter-turn and turn-ground fault modeling, the faulted 
winding is divided into three parts: the short-circuited part and the remaining coils in the 
circuit as shown in Figure 3.8. According to [2], the inter-turn fault results in an increase 
of the source current as the number of shorted turns increases. Therefore, modeling of the 
fault is done in such a way that the origin of the fault and the short-circuited part can be 
varied by varying the voltage rating of the faulted winding parts according to the 
following equations. 
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where ts (pu) is the span of the faulted part of the winding to simulate turn-turn fault and 
tf (pu) is the position of the turn-ground fault on the winding.  
Fault simulation: The external faults (F1, F2, and F3) can be simulated on the source and 
load sides of the series winding as well as on the exciting winding, as shown in Figure. 
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Rated voltage, windings 3 & 4:  V3 = V4 = 2 V1 / NS) 
Leakage reactance of windings 1 & 2: X1 = X2 = 0.5 XSA (Ω)  
Leakage reactance of windings 3 & 4: X3 = X4 = 2 XSa (Ω) 
Exciting-unit parameters for a three-phase 2-winding transformer: 
Rated voltage, winding 1: V1 = Vn 
Rated voltage, winding 2: V2(D) = (V1 / Ne) D 
Leakage reactance of winding 1: X1=XEA=ZSA sin(θZSA) (Ω) 
Leakage reactance of winding 2: X2=XEa(D=1) (Ω) 
Positive-sequence impedance is measured by making the source-side terminals of the 
series unit short-circuited whereas the load side of the series winding is supplied with the 
with the three-phase voltage supply.  
For the zero-sequence impedance model, two validation tests are performed at different 
tap positions. Test 1: the source-side terminals of the series unit are short-circuited and 
supplied with the single-phase voltage supply (the other end of the supply is grounded), 
whereas the load side is short-circuited and connected to the ground of the primary 
winding of the exciting unit (as done in the manufacturer’s test report). Test 2: the load 
side terminals of the series unit are short-circuited and supplied with the single-phase 
voltage supply (the other end of the supply is grounded), whereas the source-side 
terminals are short-circuited and connected to the ground of the primary winding of the 
exciting unit. The following values were measured from the tests. 
Test 1: Z0 = 7.48 Ω/phase; Test 2: Z0 = 7.48 Ω/phase 
For all tap positions, the zero-sequence impedance of the PST is the same, which shows 
that there is no effect of the change in tap position on zero-sequence impedance. 
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Figure 3.9, shows the measured positive-sequence impedance of our EMTP model, which 
was validated with the measured values from the manufacturer’s data. The same figure 
shows the accuracy of our proposed EMTP model. Hence, the digital model (EMTP) 
based on our proposed theoretical model has sufficient accuracy for protection and short 
circuit studies. We also compared the positive-sequence impedance of the PST measured 
from our EMTP model and the EMTP model based on [17]. Figure 3.9 shows the 
accuracy of our model compared with the EMTP model proposed in [17]. 
3.5.4. Turn-to-Turn, Turn-to-Ground and Winding-to-Winding Faults 
Modeling of a Two-core Symmetrical PST 
To simulate the internal faults, the equivalent model of the two-core symmetrical PST is 
suggested as in Figure 3.10. The series and exciting units are modeled both for the inter-
turn, turn-ground, and winding-winding faults. The phase windings of the secondary and 
primary of the series and exciting units, respectively, are divided into three parts: the 
short-circuited part and the remaining coils in the circuit, as shown in Figure 3.10.  
 
Figure 3.9: Positive-sequence impedance vs. tap position: Measured values from our emtp model (solid 
line), measured values from the emtp model proposed in [17] (triangle dots) and values from the 
manufacturer’s test report data (square dots) 
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The winding faults are modeled in such a way that the origin of the fault and the short-
circuited part can be varied by varying the voltage rating of the respected winding parts 
according to the following equations 
EAfeEA
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where ts (pu)  and te (pu) are the spans of the faulted part of the series and exciting unit 
windings, respectively, for the case of a turn-turn fault; tfs (pu)  and tfe (pu) are turn-
ground fault positions from the neutral on the series and exciting unit windings, 
respectively.  
Fault Simulation: The external (F1, F2) and internal faults (F3, F4) can be simulated on 
the source and load sides of the series winding as well as on the primary and secondary 
sides of the exciting winding, as shown in Figure 3.10. The internal fault in both series 
and exciting units can be simulated as a turn-to-turn fault (S1 closed, S2 and S3 opened 
or S4 closed, S5 and S6 opened), turn-to-ground fault (S2 closed, S1 and S3 opened or S5 
closed, S4 and S6 opened). A windings-winding in series or exciting units can be 
simulated by closing the switch S3 or S6, respectively, while the other end of the 
switch(S3 or S6) is connected to the winding of other phase. For each fault point we can 
simulate 3-phase, phase-to-phase, and phase-to-ground faults. 
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3.6. Simulation of Terminals Current and Voltage during Normal 
and Fault System Conditions 
To test the proper working of a phase shifting transformer, this section shows terminal 
currents and voltages during normal and faulted power system conditions. The proposed 
model of a two-core symmetrical phase shifting transformer is modeled in PSCAD. 
Details of the PST and the power system test model are provided in Appendix C.  
As per the PST nameplate information given in Appendix C, the maximum phase shift 
across the PST source and load sides is 35.1 deg in 32 steps (or 1.096 deg per tap position 
step size). Figure 3.11 shows the simulated phase shift between the source and load sides 
as a function of the tap position (0 to 1 per unit where 1 corresponds to tap position 32). 
The results illustrated in Figure 3.11 validate the proper working of the PST.  
 
Figure 3.10: Fault modeling of the two-core symmetrical PST 
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As shown in Figure 3.12, significant magnetization inrush currents are obtained when the 
unloaded PST is energized while the source-side phase voltages pass the zero-crossing 
and enter into a positive half cycle. 
 
 
Figure 3.11: Phase shift as a function of the tap position. 
 
 
Figure 3.12: Profiles of source- and exciting-unit primary winding terminal currents during energization 
of PST. 
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Figure 3.13 and Figure 3.14 show profiles of currents and voltages at the source side (S-
side), the load-side (L-side) and the exciting unit primary winding terminal (E-side) for 
tap positions (0, 0.25, .5 and 1). In Figure 3.13 and Figure 3.14, currents as a function of 
tap positions (D=0.25 corresponds to 0 – 0.25 sec, D=0.5 corresponds to 0.25–0.5 sec, 
D=0.75 corresponds to 0.5–0.75 sec, and D=1 corresponds to 0.75 – 1 sec). 
 
Figure 3.13: Profiles of phase A voltages at source (S-side), load (L-side) and exciting-unit primary 
winding terminal (E-side) for various tap positions. 
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Figure 3.14: Profiles of phase A currents at source(S-side), load (L-side) and primary winding terminal 
of exciting-unit (E-side) for various tap positions. 
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Figure 3.15 and Figure 3.16 show the voltages and currents profile for a phase A to 
ground internal fault at location (F4 in Figure 3.10) while the PST is operating at mid-tap 
position.  
 
Figure 3.15: Profiles of terminals voltages in the event of an internal phase A to ground fault at location 
F4. 
 
Figure 3.16: Profile of terminal currents in the event of an internal phase A to ground fault at location 
F4. 
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3.7. Summary 
This chapter presented modeling of single-core standard-delta and two-core symmetrical 
phase shifting transformers, which can be used for both balanced and unbalanced system 
conditions. The proposed modeling approach is based on the development of positive-, 
negative- and zero-sequence networks; derived mathematical relations are further used to 
develop the relations of winding terminal voltages, currents and impedances as a function 
of the tap position. The accuracy of the presented models is first verified mathematically 
with the manufacturer’s test report data. Then, EMTP modeling is done in RTDS to 
further test and verify the digital model. Simulation results illustrate the proper working 
of a PST during normal and fault system conditions. 
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Chapter 4  
Electromagnetic Differential Protection 
A single-core phase shifting transformer represents both magnetically coupled and 
electrically connected circuits, which makes it unique in design and construction when 
compared to the standard transformer. This chapter presents a new protection principle 
that is based on the operating principle of the standard-delta and delta-hexagonal phase 
shifting transformers (PSTs) using current–voltage relations, which represents 
electromagnetic relations of the windings. The presented current–voltage relations reflect 
the exact representation of the PST, and therefore remain valid during normal and 
external fault conditions. In contrast, in the event of an internal fault, the proposed 
electromagnetic differential protection will not remain valid and, therefore, can be used to 
detect and discriminate between the internal/external fault conditions. 
4.1. Introduction  
Standard single- and three-phase transformer protection methods based on 
electromagnetic equations (current–voltage relations) are known from [29], [30], [31], 
[32]. In addition to the internal/external fault discrimination, the electromagnetic 
equation-based technique resolves the problem of magnetization inrush current. 
Reference [29] uses the primary and secondary windings’ electromagnetic equations of 
the standard transformer (single- or three-phase) to develop the electromagnetic 
differential equations (EDE). During normal system conditions, EDE is valid and 
computes zero or a very small error (DIFF), whereas during the internal fault condition, 
the computed error is significantly large. 
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4.2. Electromagnetic Differential Protection Method- Standard 
Transformer  
The protection technique based on the electromagnetic differential equations of a 
standard power transformer is known from [29]. Electromagnetic equations of the 
standard transformer’s primary and secondary windings are used to develop the 
differential method to detect the internal faults. As shown in Figure 4.1, using winding 
terminal voltages v1 & v2, currents i1 & i2 and flux linkages λ12 & λ21 of the magnetically 
coupled windings 1 & 2 one can obtain  
2111111 λdt
di
dt
dlirv ++=                                                          (4.1) 
2222122 idt
dlir
dt
dv −−= λ                                                        (4.2) 
where r1 and r2 are the resistances of winding 1 and 2, respectively and l1 and l2 are the 
inductances of winding 1 and 2, respectively  
The algorithm requires terminal currents and voltages at the primary and secondary of the 
transformer and uses the winding parameters. By combining and rearranging the 
electromagnetic equations of winding 1 and 2, an electromagnetic differential equation is 
achieved as given by (4.3) 
 
Figure 4.1: Two-winding transformer. 
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2222211111 idt
dlirvi
dt
dlirv ++++=                                      (4.3) 
Equation (4.3) is used as a differential measuring equation. During normal system 
conditions, magnetization inrush, core saturation and external fault conditions, the 
measured value of the left side and estimated value of the right side of (4.3) are equal. 
However, during an internal fault, equation (4.3) does not remain valid. This criterion is 
used for the detection and discrimination of internal/external faults. 
4.3. Electromagnetic Differential Protection Method- Delta-
Hexagonal PST (EDP-DHP) 
This section presents two methods based on electromagnetic equations and explores the 
suitability of applying these techniques for the protection of a delta/hexagonal PST. Like 
the standard transformer, the electromagnetic differential protection method I (EDP- 
DHPI) obtained by combining the PST series- and exciting-winding electromagnetic 
equations is presented in section 4.3.1. Section 4.3.2 shows why the presented method of 
section 4.3.1 (EDP- DHP I) is not sufficient to provide a complete protection of PST by 
presenting various problems and limitations. To solve the dilemmas associated with EDP-
DHP I, section 4.3.3 presents electromagnetic differential protection method II (EDP-
DHP II) which exploits the unique design of a PST by combining both magnetically-
coupled and electrically connected circuits to obtain the electromagnetic differential 
equations.  
4.3.1. Proposed Electromagnetic Differential Protection Method I (EDP-
DHP I) 
As shown in Figure 4.2, the tap winding by which the source (S) and load (L) are 
connected is called the series winding, whereas the excitation winding is connected to the 
other two phases, making delta connections. Hence, the quadrature voltage ∆V is 
developed; this, when added to the nominal voltage Vn will generate the phase shift 
between the source and the load sides [14]. Let’s assume that the PST is operating at full 
tap position D (when the load side leads the source side, the tap position D varies 
between 0 and 1, whereas when the load side lags the source side, the tap position D 
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varies between 0 and -1) and considering Figure 4.3, we can write electromagnetic 
equations for the series and exciting windings as  
aAAAAA IMIjXIRV 12++=
       
                                             (4.4) 
aaaaAa IjXIRIMV −−= 21
       
                                               (4.5) 
where 
VA and Va are phase ‘A’ voltages at the series and exciting winding terminals, 
respectively. 
IA and Ia are the current in the series and exciting winding of phase A, respectively. 
RA/XA and Ra/Xa are the resistance/reactance of series- and exciting-winding, respectively. 
M12 and M21 are the flux linkages contributed by the series-to-exciting winding and vice 
versa, respectively. 
The ampere-turn equation of the magnetically coupled series and exciting winding at tap 
position D can be written as  
DN
1
I
I
0IDNI
a
A
aA =⇒=−                                                     (4.6) 
 
Figure 4.2: A schematic diagram of a delta-hexagonal PST. 
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where N is the series-to-exciting winding turn ratio.  
It is known from [33] that the series and exciting windings are magnetically coupled on 
the same leg of the three-legged core. Therefore, for a linear transformer model, it is 
justified to assume that M12=M21 [12]. By combining and rearranging the magnetically 
coupled series- and exciting-winding equations (4.4) and (4.5), and using (4.6), we can 
get 
( )aaaaaAAAAA IjXIRVDNIjXIRV ++++=                                               (4.7) 
Considering Figure 4.3, we can replace VA in (4.7) with the source and load side voltages, 
VSA and VLA, respectively, by using the relation VA=VSA-VLA, hence 
)()( aaaaAAALASA jXRDNIDNVjXRIVV ++++=−                                       (4.8) 
The left side of (4.8) is the measured value of VS-VL, whereas the right side is the 
estimated value of VS-VL. By subtracting the left and right side of (4-8), one can obtain 
the absolute error |DIFF| as 
( ) ( ) ( )( )aaaaAjAALASA jXRDNIDNVXRIVVDIFF +++− +−=  
where |DIFF| is the differential quantity or error between the measured (left side of (4.8)) 
and the estimated (right side of (4.8)) values of VS-VL. 
According to the electromagnetic differential protection method, during normal system 
conditions (4.8) remains valid and the relay computes a small or zero (ideally) absolute 
error |DIFF|. However, in the event of internal fault conditions, the electromagnetic 
differential relay computes a significantly large error |DIFF| between the measured and 
estimated value of VS-VL. The electromagnetic differential unit (EDU) will operate if the 
error |DIFF| is larger than the pre-specified threshold, THRES.  
In a similar manner, we can also derive the electromagnetic differential equations for 
phase B and phase C. 
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Figure 4.3: Phase A diagram of a delta-hexagonal PST operating at the maximum tap position D=1. 
 
4.3.2. Problems and Limitations of the Proposed Electromagnetic 
Differential Protection Method I (EDP-DHP I) 
• The method presented in section 4.3.1 works in very good agreement while the PST is 
operating at the maximum tap position. However, when the PST is at another tap 
position 0≤D<1, as shown in Figure 4.4, parts of the series-winding Wdg.A1 and 
Wdg.A2 remain unprotected. Therefore, (4.8) is not sufficient to provide the complete 
protection solution against the internal fault in the hexagonal PST.  
• The technique requires the series- and exciting-windings terminal voltages. Series 
winding source- and load-side terminal voltages are easily available at bus and 
transmission levels. However, the requirement of the additional voltage measurement 
at the exciting-winding terminal would increase the cost of overall protection. 
• The error |DIFF| computed by EDP-DHP I in the event of an external fault with CT 
saturation or series-winding saturation of the transformer is significantly large. 
Increasing the threshold setting THRES setting solves the problem but results in less 
sensitivity to the low-current faults and inter-turn faults. 
• The algorithm also requires winding parameters as a function of the tap position, 
which are seldom available from the manufacturer. Nameplate information is easily 
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available; however, it only contains positive-sequence impedance at the maximum tap 
position.  
• The magnitude of |DIFF| depends on the varying phase shift. Therefore, the setting of 
THRES cannot be fixed to maintain both the stability and sensitivity of the relay. 
However, a change of the threshold setting with respect to the tap position or phase 
shift is not a practical solution at this point. 
These problems lead us to the solution by proposing the modified method as done in the 
following section. 
4.3.3. Proposed Electromagnetic Differential Protection Method II (EDP-
DHP II) 
The following current, voltage and impedance notations are used in this section: 
• Current: source-side (ISA/ISB/ISC), load-side (ILA/ILB/ILC) and exciting winding (Ia/Ib/Ic) 
currents 
• Voltage: source-side (VSA/VSB/VSC), load-side (VLA/VLB/VLC) and exciting winding 
(Va/Vb/Vc) voltages. 
 
Figure 4.4: Phase A diagram of a hexagonal PST operating at tap position D≠1. 
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• ZA/B/C, ZA1/B1/C1, ZA2/B2/C2, Za/b/c are the impedances of windings Wdg.A/B/C, Wdg.A1/ 
B1/ C1, Wdg. A2/ B2/ C2 and Wdg a/b/c, respectively. 
Considering Figure 4.4, and using the symmetry between the phases, we can derive the 
analytical equivalent of Va as  
21 CLCBSBa VVVVV +−+=                                                             (4.9) 
where VB1 and VC2 are the voltages across the windings Wdg.B1 and Wdg.C2  
Assuming that the PST is operating at a particular tap position D, we can derive the 
equivalent of voltages VB1 and VC2  
( )BBBBaB ZIVD
DZIV −⎟⎠
⎞⎜⎝
⎛ −+=
2
1
11                               (4.10) 
( )CCCCaC ZIVD
DZIV −⎟⎠
⎞⎜⎝
⎛ −+=
2
1
22                              (4.11) 
Replacing VB1 and VC2 in (4.9) with (4.10) and (411), respectively, one can obtain 
( ) ( )CCCCaLCBBBBaSBa ZIVD
DZIVZIV
D
DZIVV −⎟⎠
⎞⎜⎝
⎛ −++−−⎟⎠
⎞⎜⎝
⎛ −++=
2
1
2
1
21                 (4.12) 
For a symmetrical linear transformer model we can assume that 
cba
CCBBAA
CBA
ZZZ
ZZZZZZ
ZZZ
==
=====
==
212121
 
Replacing Va in (4.8) with (4.12) and rearranging we can get 
( ) ( )
( ) ( ) AAACBSCLB
LCSBAaaLASA
ZINDZIINDVV
DN
D
DVVDNZZIVV
+⎟⎠
⎞⎜⎝
⎛ −+−⎟⎠
⎞⎜⎝
⎛ −−−
⎟⎟⎠
⎞⎜⎜⎝
⎛ ⎟⎠
⎞⎜⎝
⎛ −+−++=−
2
1
2
1
2
112 1
               (4.13) 
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As shown in Figure 4.4, looking into the PST from the source side, the distribution of the 
currents in the series winding is such that 
bSCC
aSBB
cSAA
III
III
III
+=
+=
+=
                                                                         (4.14) 
Replacing IA, IB and IC in (4.13) with the set of (4.14)  
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           (4.15) 
Similarly, for the other two phases we can write  
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          (4.16) 
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12 1
            (4.17) 
Using basic transformer circuit theory [13], it is justified to assume that Za=ZA/N2 (Ω) 
and the proportionate parts of the series winding (Wdg.A1 and Wdg. A2) impedances 
with respect to tap position D, we can write 
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)(
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1
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                                                               (4.18) 
Replacing Za and ZA1 in (4.15), 4.16) and (4.17) using (4.18) we can obtain 
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Similarly, for the other two phases we can write  
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        (4.21) 
As shown in Figure 4.4, looking into the PST from the load side, the distribution of the 
currents in the series winding is such that 
aLCC
cLBB
bLAA
III
III
III
+=
+=
+=
                                                                       (4.22) 
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Replacing IA, IB and IC in (4.15), 4.16) and (4.17) with set of (4.22) and replacing Za and 
ZA1 with (4.18), we can get 
( )
( ) ( ) NDVVNDVV
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LALCLBb
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Similarly, for the other two phases we can write  
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             (4.25) 
Computation of the electromagnetic differential equations (4.19), (4.20) and (4.21) and 
(4.23), (4.24) and (4.25) requires measurements of currents (at source, load side and 
exciting winding) and voltages (source and load side). In practice, each end of the series 
and exciting winding (locations 3 to 6 in Figure 4.2) is brought out of the tank so that the 
connection between the exciting winding and series winding of the other two phases can 
be done externally [12]. Therefore, a measurement of source-side, load-side and exciting-
winding currents can be obtained by locating the current transformers at locations 1, 2 
and 3 in Figure 4.2. The algorithm does not require the exciting-winding voltage and only 
 79 
 
requires the source- and load-side terminal voltages which are normally available at bus 
and transmission levels.  
The algorithm also requires the winding impedance ZA at each tap position. Winding 
parameters at each tap position are seldom available from the transformer manufacturer. 
However, reference [15] presents the derived relations of apparent positive-sequence 
impedance and windings impedances as a function of tap position to establish a short-
circuit model of hexagonal PST. The proposed model [15] only requires nameplate 
information to approximate the impedance of the windings as a function of tap position. 
In addition to the PST ratings, the positive-sequence impedance (Z1@D=1) of the PST 
measured at the maximum tap position (D=1) is also given in the nameplate. Therefore, 
by using the positive-sequence impedance (Z1@D=1), one can easily find the winding 
parameters as a function of the tap position using the derived positive sequence relation 
presented in [15]. Therefore, the proposed algorithm requires only Z1@D=1 and 
automatically calculates ZA as a function of tap position D by using the following relation 
)(1)1(5.0)( 22 Ω++= ZNNDDZ A                                        (4.26) 
Moreover, the magnitude of the |DIFF| has dependence on the tap-changer position or 
phase-shift between the two ends. Therefore, to minimize this dependence, the computed 
error |DIFF| is made adaptive to the tap-changer position. This is be done by simply 
dividing the left and right sides of the (4.19), (4.20) and (4.21) and (4.23), (4.24) and 
(4.25) with the base quantity )11( δ∠−DVn . The base quantity is made adaptive to the 
tap-changer position by tracking the tap position D, where the nominal system voltage Vn 
and maximum phase shift δ are the constants, which can be obtained from the PST 
nameplate information. 
4.3.4. Fault Detection Algorithm 
The left-hand sides of the equations (4.19), (4.20) and (4.21) are calculated using the 
measured values of the source- and load-side voltage. The right-hand sides of the 
equations (4.19) to (4.21) are the estimated value of the left-hand sides. During normal 
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system conditions, the difference of error |DIFF| between the actual (left side) and 
estimated (right side) values of the VS-VL in (4.19), (4.20) and (4.21) is very small. 
However, in the event of an internal fault, the |DIFF| is significantly very large. The 
same is true for the (4.23), (4.24) and (4.25) set of electromagnetic differential equations. 
To make the relay sensitive to all kinds of faults, the sensitivity of the relay can be 
increased by combining the decision from both of the relays. RELAYS and RELAYL 
computes the difference |DIFFS| and |DIFFL|, respectively between the actual (left side) 
and estimated (right side) values of VS-VL in (4.19) to (4.21) and (4.23) to (4.25), 
respectively. To ensure the sensitivity in the event of low internal-fault current 
conditions, the decisions from both of the relays are combined. To ensure a secure 
decision from both of the relays, two trip counters are used for each relay. The trip 
counter tracks the operating quantity |DIFF| and increments or decrements if the |DIFF| 
is equal/greater or less than the set threshold THRES. A final decision is made, when the 
output of either of the two trip counters reaches the set counter threshold limit. A decision 
from the relay is set to 1 when the trip counter reaches the threshold limit and 0 when it is 
less than threshold limit. Using an OR gate logic between RELAYS and RELAYL, a final 
output is set to 1 (trip) or 0 (no trip). 
4.4. Electromagnetic Differential Protection Method–Standard-
Delta PST (EDP-SDP) 
As shown in Figure 4.5(a), the tap winding with which the source (S) and load (L) are 
connected is called the series winding, whereas the excitation winding is connected to the 
other two phases of the series winding, making delta connections. Hence, the quadrature 
voltage ∆V is developed; this, when added to the nominal voltage Vn will generate the 
phase shift between the source and the load sides. 
As shown in Figure 4.5(b), the following current, voltage and impedance notations are 
used in this section to develop the current-voltage protection relation: 
• Current: source-side (ISA/ISB/ISC), load-side (ILA/ILB/ILC) and exciting winding (Ia/Ib/Ic) 
currents 
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• Voltage: source-side (VSA/VSB/VSC), load-side (VLA/VLB/VLC), exciting winding 
(Va/Vb/Vc) and nominal voltages (Vna/Vnb/Vnc). 
• ZA1/B1/C1, ZA2/B2/C2, Za/b/c are the impedances of windings Wdg‘A1’/B/C, Wdg.A2/ B2/ 
C2 and Wdg a/b/c, respectively. 
The turn ratio of the series and exciting winding at a particular tap position (0 ≤ D ≤ 1) is 
as follows 
DN
n
nD
V
V
e
s
a
A ==Δ
Δ
                                                                    (4.27) 
where ∆VA (=∆VA1+∆VA2) as shown in Figure 4.5(b) and ∆Va are the quadrature voltages 
across the series and exciting windings, respectively. 
Using the notations of Figure 4.5(b), the voltage relation across the series and exciting 
windings can be written as  
11 AZSAIAVnAVSAV +Δ+=                                                             (4.28) 
22 AZLAIAVnAVLAV −Δ−=                                                             (4.29) 
aaaa IZVV −Δ=                                                                          (4.30) 
By subtracting (4.28) and (4.29), and re-arranging, we obtain 
ALAASAALASA VIZIZVV Δ++=− 21                                     (4.31) 
Equation (4.32) can be written by eliminating ∆Va in (4.30) by using (4.27) and solving 
for ∆VA  
aa
A
a IZDN
V
V −Δ=                                                                (4.32) 
As shown in Figure 4.5(a), for instance taking phase A, the exciting winding of phase A 
is connected with the mid-tap point of the phase B and C series winding, therefore the 
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voltage Va across the phase A exciting winding can be written as Va=VnB-VnC and hence 
(4.32) can be rewritten as  
aa
A
nCnB IZDN
V
VV −Δ=−  
Solving the above equation for ∆V, we can write  
 
a) 
 
b) 
Figure 4.5: Schematic diagrams of standard-delta PST a) three phase windings connections, and b) phase 
A. 
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( ) aanCnBA IDNZVVDNV +−=Δ                                           (4.33) 
Replacing ∆VA in (4.31) with (4.33) 
( ) ⎟⎟⎠
⎞
⎜⎜⎝
⎛
+−
++=−
aanCnB
LAASAA
LASA IDNZVVDN
IZIZ
VV 21     (4.34) 
Similarly, for the other two phases we can write 
( ) ⎟⎟⎠
⎞
⎜⎜⎝
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LBBSBB
LBSB IDNZVVDN
IZIZ
VV 21               (4.35) 
( ) ⎟⎟⎠
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⎛
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++=−
cCnBnA
LCCSCC
LCSC IDNZVVDN
IZIZ
VV 21        (4.36) 
For a symmetrical linear transformer model, we can assume that [16]  
cba
CCBBAA
ZZZ
ZZZZZZ
==
===== 212121  
The left side of (4.34) is the measured value of VS-VL, whereas the right side is the 
estimated value of VS-VL. By subtracting the left and right side of (4.34), one can obtain 
the absolute differential quantity |DIFFA| as 
( ) ( ) ⎟⎟⎠
⎞
⎜⎜⎝
⎛
+−
++−= −
aanCnB
LAASAA
LASAA IDNZVVDN
IZIZ
VVDIFF 11              (4.37) 
Similarly, for the other two phases we can write 
( ) ( ) ⎟⎟⎠
⎞
⎜⎜⎝
⎛
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LBSBB IDNZVVDN
IZIZ
VVDIFF 11              (4.38) 
( ) ( ) ⎟⎟⎠
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+−
++−−=
canBnA
LCASCA
LCSCC IDNZVVDN
IZIZ
VVDIFF 11             (4.39) 
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Equations (4.37) to (4.39) represent the electromagnetic differential protection principle. 
These current and voltage relations remain valid and compute a zero (ideally) or small 
differential quantity |DIFF| during normal or external fault conditions. However, in the 
event of an internal fault, a significant differential quantity is calculated between the 
measured and estimated value of VS-VL. Therefore, based on this criterion, the proposed 
protection element will operate if the |DIFF| is larger than the pre-specified threshold, 
THRES. 
4.4.1. Practical Issues and Their Solutions 
Issue 1 
The implementation of equations (4.37) to (4.39) requires three currents and three 
voltages at the source, load, and exciting-winding terminals. Voltages at the source and 
load sides are normally available at the busbar and transmission sides; however, 
practically it is not always possible to obtain exciting-winding voltages. This problem can 
be solved by finding the exact replica of the exciting voltages using the available source- 
and load-side currents and voltages. This can be done by considering the electrically 
connected circuit between the exciting winding of one phase and the other two phases of 
the series winding 
12 ASA
A
nASA ZI
VVV +Δ+=       (4.40) 
12 ALA
A
nALA ZI
VVV −Δ−=       (4.41) 
Adding (4.40) and (4.41), we can get 
2222
11 A
LA
A
SA
LASA
nA
ZIZIV
V
V +−+=                         (4.42a) 
Similarly, for the other two phases we can write 
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Subtracting (4.42c) from (4.42b) 
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Replacing VnB-VnC in (4.37) using (4.43) one can obtain 
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Similarly, we can write (4.45)-(4.46) for another two phases 
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Computation of the electromagnetic differential equations (4.44) to (4.46) requires the 
measurements of currents (at source-, load-side and exciting-winding) and voltages 
(source and load side). 
Issue 2  
For instance for phase A, the proposed algorithm (4.44) requires measurements of the 
source-side current (ISA), load-side current (ILA) and exciting-winding terminal current (Ia) 
available at locations 1, 2 and 3, respectively, as shown in Figure 4.6. All the winding 
internal faults (F1, F2 and F3 in Figure 4.6) can be detected by the protection equation 
(4.44). However, (4.44) is not able to detect any fault in the zone between locations 3 and 
4 as shown in Figure 4.6. The proposed relay sees fault F4 out of zone and does not 
operate and hence loses dependability. This issue can be solved by exploiting Kirchhoff’s 
current relation in the series winding. 
As in Figure 4.5(a), the series winding of one phase (at mid-position) is electrically 
connected with the other two phases of the exciting winding such that we can write the 
following Kirchhoff’s current relation: 
cSALAbcLAbSA IIIIIIII +−=⇒+=+                                       (4.47) 
aSBLBcaLBcSB IIIIIIII +−=⇒+=+                                     (4.48) 
bSCLCabLCaSC IIIIIIII +−=⇒+=+                                     (4.49) 
 
Figure 4.6: Internal faults in a standard-delta PST.
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Using (4.47)-(4.49) for Ia, Ib and Ic in (4.44)-(4.46) we can get 
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Similarly, we can write (4.51)-(4.52) for another two phases. 
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Issue 3 
The algorithm also requires the winding impedances ZA1 and Za at each tap position. The 
winding parameters at each tap position are seldom available from the transformer 
manufacturer. However, one can easily acquire the PST nameplate information. In 
addition to the PST ratings, the positive-sequence impedance (Z1@D=1) of the whole PST 
measured at the maximum tap position (D=1) is also given in the nameplate information. 
By using the derived relations, derived in Chapter 3 for standard delta PST, for positive-
sequence impedance as a function of tap position, one can easily find the winding 
parameters as a function of the tap position. Therefore, the proposed algorithm requires 
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only Z1@D=1 and automatically calculates ZA1 and Za as a function of the tap position D by 
using (4.53) to (4.54) 
2
)111 ()( DZDZ DA ==              (4.53) 
)1(12
2
4
435.0 =
+= Da Z
N
NZ           (4.54) 
Issue 4 
The magnitude of the operating quantity, |DIFF|, depends on the transformer loading or 
tap-changer position / phase-shift between the two ends. For example, if the setting of the 
threshold (THRES) is done at the mid-tap position; it is likely that relay loses sensitivity 
to low-current faults while the PST is operating at lower tap positions, and loses security 
against false differential quantity, |DIFF|, while the PST is operating at higher tap 
positions. In order to maintain the sensitivity and security of the proposed protection, the 
dependence of the differential quantity with respect to the tap-position is minimized by 
making the |DIFF| adaptive to the tap-changer position. This can be done by simply 
dividing the |DIFF| with the adaptive base quantity )11( δ∠−DVn . The base quantity is 
made adaptive to the tap-changer position by tracking the tap position D, where the 
nominal system voltage Vn and the maximum phase shift δ are the constants, which can 
be obtained from the PST nameplate information.  
4.4.2. Fault Detection Algorithm 
The left-hand sides of the equations (4.50) to (4.52) are calculated using the measured 
values of the source- and load-side voltages. The right-hand sides of the (4.50) to (4.52) 
are the estimated values of the left-hand side. During normal system conditions, the 
difference or error |DIFF| between the actual (left side) and estimated (right side) values 
of VS-VL in (4.50) to (4.52) is very small. However, in the event of an internal fault, the 
|DIFF| is significantly very large.  
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To ensure a secure decision from the relay, a trip counter is used for each relay. The trip 
counter tracks the operating quantity, |DIFF|, and increments or decrements if |DIFF| is 
equal/greater or less than the set threshold THRES. A final decision is made when the 
output of the trip counter reaches the set counter threshold limit. A decision from the 
relay is set to 1 when the trip counter reaches the threshold limit and 0 when it is less than 
the threshold limit.  
4.5. CVT Transients 
The capacitor voltage transformers (CVTs) are commonly known as an economical way 
of a voltage source for the relaying applications. However, these transformers can be a 
source of the error in relaying application because of the transient error [34]. In the event 
of a fault, the voltage at the secondary of the CVT does not replicate the primary voltage 
because of the energy storage elements such as coupling capacitors and compensating 
reactor [35]. The influence of CVT transients, particularly in the distance relaying, when 
the line is short can result in the zone reach error. Normally the superimposed transients 
have frequency of below 25Hz or above 250Hz. Therefore, to eliminate the error caused 
by the CVT transients, a second order mid-pass filtered tuned to nominal frequency is 
used.  
The proposed techniques requires voltages at source and load sides, therefore, it is 
important to analyze the impact of the CVT transients on the performance of the 
proposed protection technique. We have performed numerous test cases for various 
internal and external faults. These transients are more severe when the fault occurs at the 
zero crossing of the waveform; therefore, all the tests are for fault inception at zero 
crossing of the voltage waveform.  
In order to demonstrate the influence of CVT transients on the proposed technique, 
performance of the proposed algorithm has been tested with conventional VTs (case A), 
CVTs without filter (case B) and CVTs with filter (case C).  
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Figure 4.7 shows the case of internal phase A-g fault at the source side of the PST while 
the PST is operating at a mid-tap position. Significant CVT transients can be seen for the 
voltage waveform of CVT without mid-pass filter, as shown in Figure 4.7(a). Figure 
4.7(b) shows the waveforms of the measured VS-VL (left side of equation (4.19)) quantity 
for all three cases. Figure 4.7(c) shows the computed operating quantity |DIFF| for all 
three cases, which shows no significant difference between all three cases. 
Figure 4.8 shows the case of external phase A-g fault at the source side of the PST while 
the PST is operating at a mid-tap position. Significant CVT transients can be seen for the 
voltage waveform of CVT without mid-pass filter, as shown in Figure 4.8(a). Figure 4.8 
 
Figure 4.7: Performance comparison of the proposed technique with conventional VT, CVT without filter 
and CVT with filter for the case of an internal fault. 
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(b) shows the waveforms of the measured VS-VL(left side of equation (4.19)) quantity for 
all three cases. Figure 4.8(c) shows the computed operating quantity |DIFF| for all three 
cases, which shows no significant difference between all three cases. 
Figure 4.7 and Figure 4.8 suggest that there is no significant influence of the CVT 
transients on the proposed method. 
 
 
Figure 4.8: Performance comparison of the proposed technique with conventional VT, CVT without filter 
and CVT with filter for the case of an external fault.  
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4.6. Performance Evaluation 
For various normal and fault system conditions, techniques proposed in sections 4.3 and 
4.4 are tested. For a performance evaluation of the proposed algorithms of both delta-
hexagonal and standard-delta PSTs, two power system simulation models (models 1 and 
2) of the different ratings are simulated in PSCAD/EMTDC. Details of both models are 
provided in Appendix B. Model 1 contains the delta-hexagonal PST and model 2 contains 
the standard-delta transformer. To obtain the real representation of currents and voltages, 
modeling of the delta-hexagonal and standard-delta PSTs is done based on the real PSTs 
nameplate information. 
4.6.1. Signal Processing 
The proposed algorithm is based on the operating condition of the transformer; therefore, 
implementation of the algorithm is done in time-domain. Instantaneous values from 
current and voltage transformers are available at a time step of 50µs (sampling rate of 20 
kHz). Prior to discretization of the continuous time signals, analog current and voltage 
signals are passed through a digital low-pass anti-aliasing filter with a cut-off frequency 
of 360 Hz (Appendix B). Computation of the algorithm mainly requires the fundamental 
frequency components; therefore, a fourth-order Butterworth low-pass filter is used to 
remove the higher frequency components. Moreover, input current signals are processed 
through the derivative component to remove the dc components. Phase delay in the 
current signal with reference to the voltage signal because of the derivative is 
compensated for prior to sampling. Sampling of the signals is done with a sampling 
frequency of 1440 Hz.  
4.6.2. Selection of the Threshold Setting 
Selection of the threshold setting is made to prevent the relay from insecure operation due 
to the computation of false differential quantity |DIFF| due to  
1) any inaccuracies between the estimated and measured values of VS-VL. 
2) CT saturation in the event of external fault.  
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As compared to the current differential relay, the proposed technique offers higher level 
of security against external fault with CT saturation. However, for an external fault with 
CT saturation in a strong system (low source impedance ratio (SIR)) it is likely that 
|DIFF| quantity enters the trip zone. Security of the relay can be increased by increasing 
the threshold setting. However, increasing the threshold setting can result in the limited 
sensitivity to low current faults. Therefore, to ensure higher level of security against CT 
saturation, while maintaining the sensitivity of the relay, it is important to complement 
the algorithm with the harmonic block unit. 
4.6.3. Simulation Cases 
A large number of tests are performed to analyse the performance of the algorithm. For 
various source impedance ratio, SIRs (0.2, 1, 5), fault types phase-to-ground (ph-g), 
phase-to-phase (ph-ph), double-phase-to-ground (ph-ph-g) and three-phase (3-ph)) were 
applied at various internal (F4, F5, and F8) and external (F1 and F2) locations as shown 
in Figure 4.9. Turn-to-turn faults (F6 and F7) and turn-to-ground faults (F3) of various 
spans of shorted turns were applied on the series and exciting winding. Each fault 
scenario is tested for various tap positions (high (0.7<D<1), mid (D=0.5) and low 
(0<D<0.3)). Furthermore, the proposed algorithm is also tested for conditions such as 
magnetizing inrush, series-winding saturation due to over-voltages, current transformer 
saturation, and with low- and high-fault resistances (0Ω, 20Ω). 
The following description summarizes the representation of signals, labels, legends and 
symbols used in Figure 4.10 to Figure 4.32.  
Source-, load- and exciting-winding terminal currents: S-side (A), L-side (A), E-side 
(A) 
Source-, load- and exciting-winding terminal voltages: S-side (V), L-side (V), E-side 
(V) 
Phase quantities: phA, phB and phC 
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Operating differential quantities computed by RELAYS and RELAYL : |DIFF_S, 
|DIFF_L| 
Pickup setting: THRES=1pu  
Status of source-side circuit breaker: CBS  
Fault inception: FLT 
Combined trip signal: Trip 
 
 
 
 
Figure 4.9: Fault modeling of a delta-hexagonal PST. 
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4.6.4. Test Results 
4.6.4.1. Internal Faults 
As mentioned in section 4.5.4, internal faults were simulated at various locations of the 
transformer. The sections below present a few cases of single phase-to-ground, phase-to-
phase and three-phase faults. All the additional cases are presented in Appendix D. 
4.6.4.1.1. Single Phase-to-Ground faults 
Case 4-1: A phase A to ground fault of low fault resistance (0.1 ohms) was simulated at 
location F5 as shown in Figure 4.10 while the PST is operating at a high tap position. As 
shown in Figure 4.10, the inception of the fault (FLT) is at a time 0.193 sec, and both 
relays compute the errors |DIFF_S| and |DIFF_L| which are above the set threshold 
  
Figure 4.10: Internal phase A-g fault at location F5: |DIFF| signals computed by RELAYS and RELAYL, 
and fault inception/trip signals (Case 4-1). 
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(THRES = 1pu). A combined trip signal (Trip as shown in Figure 4.10) was initiated by 
the relay at 0.205 sec (operating time of 12 msec) after the trip counters of both the relays 
reached the threshold (=1/4 cycle). The algorithm took 7.8 msec to make the decision.  
Figure 4.11 shows the profiles of currents measured at the source side(S-Side), load side 
(L-Side) and exciting winding terminal (E-Side) for the same case (Case 4-1). Voltages 
measured at the source and load sides are also shown in Figure 4.11. 
  
Figure 4.11: Internal phase A-g fault at location F5:  profiles of source-side currents, load-side currents, 
exciting winding terminal currents, and source- and load sides terminal voltages (Case 4-1). 
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Case 4-2: A phase B to ground fault of high fault resistance (20 ohms) was simulated at 
location F5, as shown in Figure 4.12, while the PST is operating at a high tap position. As 
shown in Figure 4.13, the inception of the fault (FLT) is at a time 0.193 sec (POW = 0 
deg). Both relays compute the errors |DIFF_S| and |DIFF_L| which are above the set 
threshold (THRES = 1pu). A combined trip signal (Trip) was initiated by the relay at 
0.213 sec (operating time of 20 msec) after the trip counters of both of the relays reached 
the threshold(=1/4 cycle). The algorithm took 15.8 msec to make the decision. 
Table 4-1 shows the performance of the proposed algorithm for various single-phase–to-
ground faults of high and low resistances for the PST operating at high and low tap 
positions. The average operating time of the relay for the low- and high-resistance faults 
is 11.25 msec and 13.11 msec, respectively. The algorithm took an average time of 7.085 
msec (low-resistance faults) and 8.95 msec (high-resistance faults) to make the decision. 
  
Figure 4.12: Internal phase B-g fault at location F5: |DIFF| signals computed by RELAYS and RELAYL, 
and fault inception/trip signals (Case 4-2). 
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Table 4-1: Relay operating times for internal phase-to-ground faults 
Case.#  SIR 
Tap 
Position 
Fault 
Location 
Rf(Ω)  Trip time(ms)  Figure 
Case 4‐3 
1 
high 
F4  0.1  12  Figure D.1 
Case 4‐4  F4  20  17  Figure D.2 
Case 4‐5  F5  0.1  12  Figure D.3 
Case 4‐6  F5  20  13  Figure D.4 
Case 4‐7 
low 
F4  0.1  10  Figure D.5 
Case 4‐8  F4  20  18  Figure D.6 
Case 4‐9  F5  0.1  10  Figure D.7 
Case 4‐10  F5  20  11  Figure D.8 
Case 4‐11 
5 
high 
F4  0.1  13  Figure D.9 
Case 4‐12  F4  20  18  Figure D.10 
Case 4‐13  F5  0.1  12  Figure D.11 
Case 4‐14  F5  20  17  Figure D.12 
Case 4‐15 
low 
F3  0.1  11  Figure D.13 
Case 4‐16  F3  20  13  Figure D.14 
Case 4‐17  F5  0.1  10  Figure D.15 
Case 4‐18  F5  20  11  Figure D.16 
4.6.4.1.2. Phase-to-Phase and Double Phase-to-Ground faults 
Case 4-19: A phase-to-phase fault (BC) of low fault resistance (0.1 ohms) was simulated 
at location F5 as shown in Figure 4.13 while the PST is operating at mid tap position. As 
shown in Figure 4.13, the inception of the fault (FLT) is at a time of 0.193 sec (POW = 0 
deg). Both relays compute the errors |DIFF_S| and |DIFF_L| which are above the set 
threshold (THRES = 1pu). A combined trip signal (Trip) was initiated by the relay at 
0.205 sec (operating time of 12 msec) after the trip counters of both of the relays reached 
the threshold (=1/4 cycle). The algorithm took 7.83 msec to make the decision.  
Case 4-20: A phase-to-phase-ground fault(BC-g) of fault resistance (2 ohms) was 
simulated at location F4 as shown in Figure 4.14 while the PST is operating at mid tap 
position. As shown in Figure 4.14, the inception of fault (FLT) is at a time of 0.193 sec 
(POW = 0 deg). Both of the relays compute the errors |DIFF_S| and |DIFF_L| which are 
above the set threshold (THRES = 1pu). A combined trip signal (Trip as shown in Figure 
4.14 was initiated by the relay at 0.20 sec (operating time of 17 msec) after the trip 
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counters of both of the relays reached the threshold (=1/4 cycle). The algorithm took 
12.83 msec to make the decision.  
Table 4-2, shows the performance of the proposed algorithm for various phase-to-phase 
and double phase-to-grounds faults for the PST operating at the mid-tap position. All the 
tests performed are for SIR 1 and 5. The average operating time (trip time) of the relay 
for all kinds of phase-to-phase and double phase-to-ground faults is 16.5 msec. The 
algorithm took an average time 12.335 msec to make the decision. 
 
 
Figure 4.13: Internal BC fault at location F5: |DIFF| signals computed by RELAYS and RELAYL, and fault 
inception/trip signals (Case 4-19). 
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Figure 4.14: Internal BC-g fault at location F4: |DIFF| signals computed by RELAYS and RELAYL, and 
fault inception/trip signals (Case 4-20). 
 
Table 4-2: Relay operating times for ph-to-ph and double ph-to-ground faults 
Case.#  SIR 
Tap 
Position 
Fault 
Location 
Rf(Ω)  Trip time(ms)  Figure 
Case 4‐21 
1  mid 
F4(BC)  0.1  17  Figure D.17 
Case 4‐22  F4(BC‐g)  2  17  Figure D.18 
Case 4‐23  F5(BC)  0.1  12  Figure D.19 
Case 4‐24  F5(BC‐g)  2  12  Figure D.20 
Case 4‐25 
SIR 5  mid 
F4(BC)  0.1  24  Figure D.21 
Case 4‐26  F4(BC‐g)  2  23  Figure D.22 
Case 4‐27  F5(BC)  0.1  14  Figure D.23 
Case 4‐28  F5(BC‐g)  2  13  - 
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4.6.4.1.3. Three-Phase Faults 
Case 4-29: A three phase fault was simulated at location F8, as shown in Figure 4.15 
while the PST is operating at the mid-tap position. As shown in Figure 4.15, the inception 
of the fault (FLT) is at a time of 0.193 sec (POW = 0 deg). Both of the relays compute the 
errors |DIFF_S| and |DIFF_L| which are above the set threshold. A combined trip signal 
(Trip as shown in Figure 4.15) was initiated by the relay at 0.206 sec (operating time of 
13 msec) after the trip counters of both of the relays reached the threshold (=1/4 cycle). 
The algorithm took 8.835 msec to make the decision.  
Case 4-30: A three-phase fault of was simulated at location F5, as shown in Figure 4.16, 
while the PST is operating at the mid-tap position. As shown in Figure 4.16, the inception 
of the fault (FLT) is at a time 0.193 sec. Both of the relays compute the errors |DIFF_S| 
 
Figure 4.15: Internal ABC fault at location F8: |DIFF| signals computed by RELAYS and RELAYL, and 
fault inception/trip signals (Case 4-29). 
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and |DIFF_L| which are above the set threshold (THRES = 1pu). A combined trip signal, 
as shown in Figure 4.16, was initiated by the relay at 0.204 sec (operating time of 11 
msec) after the trip counters of both of the relays reached the threshold (=1/4 cycle). The 
algorithm took 6.834 msec to make the decision. 
 
 
Figure 4.16: Internal ABC fault at location F5: |DIFF| signals computed by RELAYS and RELAYL, and 
fault inception/trip signals (Case 4-30). 
 
More results of three-phase faults are provided in Appendix D. 
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4.6.4.1.4. Turn-to-Ground Fault 
Case 4-31: A turn-ground fault of low fault resistance (0.1 ohms) was simulated at 
location F3, as shown in Figure 4.17, while the PST is operating at a low tap position. As 
shown in Figure 4.17, the inception of the fault (FLT) is at a time of 0.193 sec (POW = 0 
deg). Both of the relays compute the errors |DIFF_S| and |DIFF_L| which are above the 
set threshold (THRES = 1pu). A combined trip signal (Trip as shown in Figure 4.17) was 
initiated by the relay at 0.205 sec (operating time of 12 msec) after the trip counters of 
both of the relays reached the threshold (=1/4 cycle). The algorithm took 7.83 msec to 
make the decision.  
 
 
Figure 4.17: Turn-to-ground fault at location F3: |DIFF| signals computed by RELAYS and RELAYL, and 
fault inception/trip signals (Case 4-31). 
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4.6.4.1.5. Turn-to-Turn Fault 
Case 4-32: A turn-to-turn fault, with a span of 5% of the exciting winding was simulated 
at location F6 as shown in Figure 4.18, while the PST is operating at the mid-tap position. 
As shown in Figure 4.18, the inception of the fault (FLT) is at a time of 0.193 sec (POW 
= 0 deg). Both of the relays compute the errors |DIFF_S| and |DIFF_L| which are above 
the set threshold (THRES = 1pu). A combined trip signal (Trip as shown in Figure 4.18) 
was initiated by the relay at 0.211 sec (operating time of 18 msec) after the trip counters 
of both of the relays reached the threshold (=1/4 cycle). The algorithm took 13.84 msec 
to make the decision. 
 
 
Figure 4.18: Turn-to-turn fault of fault span of 5% of exciting winding: |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip signals (Case 4-32). 
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Case 4-33: A turn-to-turn fault, with a span of 1.5% of the exciting winding, was 
simulated at location F6, as shown in Figure 4.19,  while the PST is operating at a low tap 
position. As shown in Figure 4.19, the inception of the fault (FLT) is at a time of 0.193 
sec. Both relays compute the errors |DIFF_S| and |DIFF_L| which are above the set 
threshold (THRES = 1pu). A combined trip signal (Trip as shown in Figure 4.19) was 
initiated by the relay at 0.204 sec (operating time of 11 msec) after the trip counters of 
both of the relays reached the threshold (=1/4 cycle). The algorithm took 6.84 msec to 
make the decision. 
 
 
Figure 4.19: Turn-to-turn fault of fault span of 1.5% of exciting winding: |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip signals (Case 4-33) 
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Case 4-34: A turn-to-turn fault, with a span of 5% of the exciting winding, was simulated 
at location F6, as shown in Figure 4.20, while the PST is operating at the full tap position. 
As shown in Figure 4.20, the inception of the fault (FLT) is at a time of 0.193 sec (POW 
= 0 deg). Both of the relays compute the errors |DIFF_S| and |DIFF_L| which are above 
the set threshold (THRES = 1pu). A combined trip signal (Trip as shown in Figure 4.20) 
was initiated by the relay at 0.218 sec (operating time of 25 msec) after the trip counters 
of both of the relays reached the threshold (=1/4 cycle). The algorithm took 20.84 msec 
to make the decision.  
 
 
Figure 4.20: Turn-to-turn fault of fault span of of 5% of exciting winding: |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip signals (Case 4-34). 
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4.6.4.2. External Faults With and Without CT Saturation 
The proposed technique is also tested in the events of external phase-to-ground, phase-to-
phase, and three-phase faults with, and without, CT saturation at high and low tap 
positions. Figure 4.21 to Figure 4.27 present the source- and load-side terminal current 
profiles in the events of phase-to-ground, phase-to-phase and three-phase external faults 
at the source side (F1) and load side (F2) of the PST. The performance of the relay is 
shown by the profiles of the source- and load-side electromagnetic differential protection 
characteristics, |DIFF_S| and |DIFF_L| respectively, along with the initiation of the fault 
signal (FLT) and the relay trip output (TRIP).  
Case 4-35: External phase C-g fault at location F2 while the PST is operating at the full 
tap position. As shown in Figure 4.21 both of the relays compute the errors |DIFF_S| and 
|DIFF_L| which are below the set threshold (THRES = 1pu). 
Case 4-36: External phase C-g with CT saturation fault at location F2 while the PST is 
operating at the mid-tap position. As shown in Figure 4.22, both of the relays compute 
the errors |DIFF_S| and |DIFF_L| which are below the set threshold (THRES = 1pu). 
Case 4-37: External phase C-g fault at location F1 while the PST is operating at the mid-
tap position. As shown in Figure 4.23, both of the relays compute the errors |DIFF_S| and 
|DIFF_L| which are below the set threshold (THRES = 1pu). 
Case 4-38: External phase BC fault at location F2 while the PST is operating at the mid-
tap position. As shown in Figure 4.24, both of the relays compute the errors |DIFF_S| and 
|DIFF_L| which are below the set threshold (THRES = 1pu). 
Case 4-39: External phase BC fault with phase B CT saturation at location F2 while the 
PST is operating at the mid-tap position. As shown in Figure 4.25, both of the relays 
compute the errors |DIFF_S| and |DIFF_L| which are below the set threshold (THRES = 
1pu). 
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Case 4-40: External ABC fault at location F2 while the PST is operating at the mid-tap 
position. As shown in Figure 4.26, both of the relays compute the errors |DIFF_S| and 
|DIFF_L| which are below the set threshold (THRES = 1pu). 
Case 4-41: External ABC fault with phase A CT saturation at location F2 while the PST 
is operating at the mid-tap position. As shown in Figure 4.27, both relays compute the 
errors |DIFF_S| and |DIFF_L| which are below the set threshold (THRES = 1pu). 
 
Figure 4.21: External phase C-g fault at location 
F2: Profiles of source-side phase C terminal 
current, load-side phase C current, |DIFF| signals 
computed by RELAYS and RELAYL, and fault 
inception and trip signals (Case 4-35) 
 
Figure 4.22: External C-g fault with phase C CT 
saturation at location F2: Profiles of source-side 
phase C current, load-side phase C current, |DIFF| 
signals computed by RELAYS and RELAYL, and  
fault inception and trip signals (Case 4-36). 
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Figure 4.23: External phase C-g fault at location 
F1: Profiles of source-side phase C current, load-
side phase C current, |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception and 
trip signals (Case 4-37). 
 
 
 
 
 
Figure 4.24: : External BC fault at location F2: 
profiles of source-side phase C current, load-side 
phase C current, |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception and 
trip signals (Case 4-38). 
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Figure 4.25: External BC fault with phase B CT 
saturation at location F2: profiles of source-side 
phase C current, load-side phase C current, |DIFF| 
signals computed by RELAYS and RELAYL, and 
fault inception and trip signals (Case 4-39). 
 
 
Figure 4.26: External ABC fault at location F2: 
profiles of source-side phase C current, load-side 
phase C current, |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception and 
trip signals (Case 4-40). 
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Figure 4.27: External ABC fault with phase A CT saturation at location F2: profiles of source-side phase C 
current, load-side phase C current, |DIFF| signals computed by RELAYS and RELAYL, and fault inception 
and trip signals (Case 4-41). 
 
4.6.4.3. Energization of an Unloaded PST 
Case 4-42: As shown in Figure 4.28, significant magnetization inrush currents at source-
side(S-side in Figure 4.28), load-side(L-Side in Figure 4.28) and exciting winding 
terminal(E-Side in Figure 4.28) are obtained when the unloaded PST is energized while 
the source-side phase voltages pass the zero-crossing and enters into the positive half 
cycle. Figure 4.29 shows the profiles of the source- and load-side electromagnetic 
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differential protection characteristics |DIFF_S| and |DIFF_L| respectively. Figure 4.29 
also shows the digital signals of the source-side circuit breaker (CBS) status, fault 
inception (FLT) and relay trip signal (Trip). Figure 4.29 shows that the proposed 
protection technique is immune to magnetization inrush current. RELAYS and RELAYL 
computes |DIFF_S| and |DIFF_L|, which are less than the THRES setting. 
 
 
Figure 4.28: Energization of an unloaded PST: profiles of source-side, load-side and exciting winding 
terminal currents (Case 4-42). 
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Figure 4.29: Energization of an unloaded PST: |DIFF| signals computed by RELAYS and RELAYL, and 
fault inception/trip signals plots of |DIFF| (Case 4-42) 
 
4.6.4.4. Internal Fault in an Unloaded PST 
Case 4-43: As mentioned before, a blocking element is used to ensure the security of the 
differential protection (87) during inrush currents. However, in the event of an internal 
fault while the unloaded transformer is energized, traditional differential protection can 
result in a delayed trip operation for an internal fault due to the trip block operation of the 
relay. Delay in the relay trip operation depends on the magnitude of the second harmonic 
content. As mentioned before, modern transformers generate lower levels of second 
harmonic, lowering or reducing the threshold setting increases the security of the relay; 
however, dependability is jeopardized.  
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Our proposed solution solves this problem. As shown in Figure 4.30, both of the relays 
compute the errors |DIFF_S| and |DIFF_L| which are above the set threshold (THRES = 1 
pu) for an internal phase-to-ground fault at location F3 while the PST is operating at the 
full tap position and the system SIR=1. As shown in Figure 4.30, the circuit breaker was 
closed at 0.193 sec and the fault was initiated at a time of 0.225 sec.  
A combined trip signal was initiated by the relay at 0.238 sec (operating time of 13 msec) 
after the trip counters of both of the relays reached the threshold(=1/4 cycle). The 
algorithm took 8.83 msec to make the decision.  
Case 4-44: Figure 4.31 shows the relay performance for an internal phase A to ground 
fault at location F3 while the PST is operating at a low tap position. Both of the relays 
compute the errors |DIFF_S| and |DIFF_L| which are above the set threshold (THRES = 1 
pu) and hence operate successfully by initiating the trip output. 
 
Figure 4.30: Internal phase-to-ground fault at location F3: |DIFF| signals computed by RELAYS and 
RELAYL, and fault inception/trip signals (Case 4-43). 
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Figure 4.31: Internal phase-to-ground fault at location F3: |DIFF| signals computed by RELAYS and 
RELAYL, and fault inception/trip signals (Case 4-44). 
 
4.6.4.5. Saturation of the Series Winding 
The voltage rating of the series winding that connects the source- and load-side terminal 
with the system is lower than the voltage rating of the connected system [14]. An external 
fault can result in a significant increase in the terminal voltage. Therefore, in the 
traditional differential protection, saturation of the series winding due to over-excitation 
can result in the mal-operation of the relay. Differential protection is usually 
complemented with the restraining unit. Fifth harmonic content in the inrush current is 
used as an indicator of the saturation of the transformer. As mentioned before, in modern 
transformers using the harmonic as an indicator of the false differential current can affect 
the security of the differential relay.  
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To test the proposed technique in the event of PST saturation, series winding is forced to 
saturate by increasing the source side voltage. As shown in Figure 4.32, source voltages 
are increased to the level of 150% in Case 4-45 (as shown in Figure 4.32).Saturation of 
the PST results in the distortion of the exciting-winding currents as shown in the 
corresponding figures. 
The |DIFF| computed by both the RELAYS and RELAYL is lower than THRES. 
Therefore, the proposed technique remains stable during the series-winding saturation of 
the PST. 
 
Figure 4.32: Saturation of the series windings: profiles of source-side phase A voltage, exciting-winding 
terminal phase A current, |DIFF| signals computed by RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-45). 
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4.7. Summary 
New protection principles based on the electromagnetic differential principle for both 
delta-hexagonal and standard-delta phase shifting transformers were presented in this 
chapter. The normal operating principle of the transformers can be represented by the 
electromagnetic equations of the windings. The electromagnetic equations of the 
mutually coupled windings are combined to form the electromagnetic differential 
protection principle. However, applying the electromagnetic differential principle based 
on the mutually coupled windings does not offer a complete protection solution when the 
PST is operating at any tap position other than the full tap position. In addition, various 
problems are identified, and are followed by the proposed solutions to those problems. 
More sensitive and reliable electromagnetic differential principles were developed for the 
protection of the delta-hexagonal and standard-delta PSTs.  
The performance of the proposed protection principle was tested for various faulted and 
non-faulted power system conditions. In addition to the internal/external fault detection 
and discrimination capability, unlike differential protection, the proposed algorithm 
remains stable during a magnetization inrush current and offers a higher degree of 
stability in the event of an external fault with the current transformer saturation and 
saturation of the series winding. 
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Chapter 5  
A Phase Shifting Transformer Protection 
Technique Based on a Directional Comparison 
Approach  
This chapter presents a new directional comparison-based internal/external fault detection 
and discrimination algorithm for the protection of all commonly used phase shifting 
transformer types. Like traditional differential protection, the proposed solution offers 
distinguished features such as speed and selectivity. However, unlike PST differential 
techniques, the proposed algorithm offers great reliability. It provides a secure operation 
during conditions such as current transformer (CT) saturation, magnetizing inrush, core 
saturation, any mismatch between CTs and zero-sequence current, etc. Moreover, unlike 
the differential solution, the proposed algorithm solves the problem of non-standard 
varying phase shift without tracking the tap-changer position. Performance analysis of the 
proposed algorithm shows that the algorithm provides the best overall protection solution 
for commonly used single/two-core symmetrical/asymmetrical PSTs. In addition, this 
work also explores and investigates the various problems associated with this technique 
when applied to a PST. Solutions to these problems are proposed by modifying the basic 
directional criteria and algorithm to ensure the sensitivity and security of the technique. 
The concept of directional comparison-based protection techniques has already been 
proposed and investigated for the detection of a fault on the busbar [36], [37], [38], [39], 
standard transformer [40], transmission lines [41], [42], synchronous generator [43] and 
phase selection [44]. 
5.1. Superimposed or Delta Components  
Figure 5.1(a) shows a single line transmission network with a PST linking source to the 
grid side. A pre-fault network is a purely positive-sequence network, normal system 
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currents and voltages measured at the source and load sides of the PST are purely pre-
fault positive-sequence symmetrical voltages (VS1preFlt, VL1preFlt) and currents (IS1preFlt, 
IL1preFlt), respectively, as shown in Figure 5.1(b). As the network of Figure 5.1(c) shows, 
any fault condition results in a dynamic change in the current and voltage waveforms and 
thus results in post-fault voltages (VSpostFlt, VLpostFlt) and currents (ISpostFlt, ILpostFlt). 
Therefore, the post-fault current or voltage waveform comprises pre-fault and delta 
components. The delta component is zero during normal system conditions and hence 
represents a pure-fault positive-sequence superimposed (PSS) network, as shown in 
Figure 5.1(d). On the other hand, negative- and zero-sequence networks are pure 
representations of negative- and zero-sequence superimposed networks, respectively.  
The positive-sequence superimposed or ∆ components (∆V1 and ∆I1) can be calculated 
using the pre- and post-fault symmetrical components as   
preFltpostFlt 1V1V1V −=Δ  
preFlt1postFlt 1I1I1I −=Δ   
There is no pre-fault negative-sequence voltage and current hence, negative-sequence 
superimposed or ∆ components (∆V2 and ∆I2) are simply the post-fault negative 
sequence voltage and current components defined as:  
postFlt2V2V =Δ         
postFlt2I2I =Δ                                                                
From ∆V and ∆I we can further calculate the delta positive ∆Z1 and negative-sequence 
impedances ∆Z2 as: 
preFlt1postFlt
preFltpostFlt
1I1I
1V1V
1I
1V1Z −
−=Δ
Δ=Δ
  
 
postFlt
postFlt
2I
2V
2I
2V2Z =Δ
Δ=Δ
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a) 
 
b) 
 
c) 
 
d) 
Figure 5.1: Illustration of superimposed network: (a) normal power system network, (b) pre-fault positive 
sequence network, (c) post-fault positive sequence network, and (d) positive-sequence superimposed 
network. 
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5.2. Fault Detection Based on Superimposed Components 
5.2.1. Directional Criteria 
As shown in Figure 5.1(a), two directional elements – relay S and relay L – are applied at 
the source and load sides of the transformer, respectively. Each element computes the 
delta positive-sequence/negative-sequence impedances ΔZ1S/ΔZ2S and ΔZ1L/ΔZ2L. 
Considering Figure 5.1(c), in the event of an internal fault, F1, both positive-sequence 
relays S1 and L1 see the fault in the forward direction. Calculation of the superimposed 
impedances by both of the relays is as follows:  
Relay S1: 
Using the notations of Figure 5.1, pre- and post-fault voltages can be defined as:  
g1ZS1Ig1ES1V preFltpreFlt −=                                               (5.1) 
g1ZS1Ig1ES1V postFltpostFlt −=                                              (5.2) 
Using equations (5.1) and (5.2), the positive-sequence delta impedance can be found as  
preFltpostFlt
preFltpostFlt
SISI
SVSV
SI
SVSZ
11
11
1
11
1
1
−
−=Δ
Δ=Δ  
gZSZ 11 −=Δ                                                                           (5.3) 
Relay L1: 
The pre- and post-fault voltages can be defined as:  
)11(111 GZLZLIGELV preFltpreFlt +−=                           (5.4) 
)11(111 GZLZLIGELV postFltpostFlt +−=                           (5.5) 
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Using (5.4) and (5.5), the positive-sequence delta impedance can be found as: 
)11(1 GZLZLZ +−=Δ                                                           (5.6) 
As shown in Figure 5.1, for an external fault, F2, relay S sees the fault in the forward 
direction and extracts the delta impedance similar to (5.3). On the other hand, relay L 
sees the external fault in the reverse direction and computes the delta impedance as: 
)11(111 TZgZLIgeELV preFlt
j
preFlt ++= δ                       (5.7) 
)11(111 TZgZLIgeELV postFlt
j
postFlt ++= δ                       (5.8) 
Using (5.7) and (5.8), the positive-sequence delta impedance can be found as: 
TZgZLZ 111 +=Δ                                                                 (5.9) 
Equations (5.3) and (5.6) suggest that for an internal fault, both relays (S and L) see the 
fault in the forward direction and the loci of superimposed impedance computed by both 
relays lie in the third quadrant (as shown in Figure 5.2) such that  
Forward fault: oo Z 2701180 ≤Δ∠≤  
 
Figure 5.2: Directional criteria of forward and reverse faults. 
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Whereas, for an external fault, one of the two relays S or L sees the fault in the forward 
direction and another sees the fault in the reverse direction. For example, for an external 
fault F2, as shown in Figure 5.1(c), relay S sees the fault in the forward direction and the 
locus of the delta impedance lies in the third quadrant, however, relay L sees the fault in 
the reverse direction and equation (5.9) suggests that locus of the impedance lies in first 
quadrant such that  
Reverse fault: oo Z 0190 ≤Δ∠≤  
Considering the pure-fault network, as shown in Figure 5.1(c), equation (5.3), (5.6) and 
(5.9) suggest that for a forward fault the sign of ΔV and ΔI are different; whereas for a 
reverse fault the sign of ΔV and ΔI are same.  
Similarly, in the event of internal fault (F1 in Figure 5.1(b)), negative-sequence relays S2 
and L2 compute the delta impedances (ΔZ2S and ΔZ2L) that lie in the third quadrant of 
the impedance plan. Whereas, in the event of external fault (F1 in Figure 5.1(c)), ΔZ2S 
and ΔZ2L lie in the third and first quadrant of the impedance plane, respectively. 
5.2.2. Computations 
The proposed algorithm comprises the initial signal processing, extraction of the delta 
components and operating and blocking criteria. 
5.2.2.1. Signal Processing 
In this work, the superimposed components are computed using the currents and voltages 
in the phasor-domain. Current and voltage signals are first passed through an anti-aliasing 
filter to eliminate the higher frequency components, using the low-pass filter with a cut-
off frequency of 960 Hz. Input current signals are then processed through the derivative 
component to remove the dc components. The phase delay in the current signal with 
reference to voltage signal because of the derivative is compensated prior to sampling. 
Using the derivative, to remove the decaying dc, also results in the amplification of the 
harmonics and/or noises. Therefore, normally it is combined with an additional low pass 
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filter to alleviate the harmonics/noises. Using the low pass filter with the derivative add ¼ 
cycle delay. However, in this thesis work, the low pass filter is not used because 
fundamental frequency phasor are estimated using the discrete Fourier transform (DFT), 
which mitigates the harmonics. 
Sampling of the signals is done with a sampling frequency of 2880 Hz. Full-cycle 
discrete-Fourier transform (Appendix B) is used to compute the phasor components of 
the signals. The positive- and negative-sequence components are extracted using the 
estimated phasor components of the current and voltage signals. 
5.2.2.2. Extraction of Superimposed Components  
Extraction of the superimposed or delta components is based on the method employed by 
[37], [38], [39]. Superimposed components of currents and voltages are extracted by 
subtracting the latest samples of currents and voltages from the pre-fault samples of the 
corresponding signal stored in the memory. The delta component Δx can be defined as  
Δx=x(n)-xm(n) 
where  
x(n) is the current sample of the signal and 
and xm(n)= 2x(n-N)-x(n-2N) 
N is total number of samples per cycle. 
In this thesis work, extraction of the delta components is done in online mode using the 
memory buffer as implemented in [45]. Figure 5.3(a) shows the logic diagram of the delta 
filter. The control switch in Figure 5.3(a) plays an important role in the situation of the 
evolving fault. In the case of an evolving fault, the memory signal xm can be maintained 
by controlling the control switch. With this implementation, as soon as the change is 
detected (logic is shown in Figure 5.3(b)), the memory signal xm is latched to the memory 
register. Therefore, upon occurrence of the evolving fault the signal in the memory 
remains latched. 
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To ensure the secure operation of the algorithm, the change is detected in current or 
voltage signals, when output of the comparator, COMP1, is true if the superimposed 
current and voltage quantities exceed a defined threshold (THRES_V or THRES_I) value. 
Therefore, the occurrence of the fault is detected if: 
⎩⎨
⎧
=
≥Δ≥Δ==
else1
_or_ if2
1
False
ITHRESIVTHRESVTrue
COMP
 
Threshold values THRES_I and THRES_V are normally set as a percentage of the 
nominal current (~10-20%) and nominal voltage (~5-10%), respectively. However, it is 
important to consider here that the nominal or base value changes with the operation of 
the tap-changer in the PST. There is a significant change in currents over the full range of 
phase-shift between the two ends. Therefore, to ensure the sensitivity of the algorithm for 
all tap positions, the threshold values are set as a percentage of the online pre-fault or 
memory current and voltage signals. Therefore, THRES_I and THRES_V are set 20%(=ki) 
of IpreFlt and 10%(=kv) of VpreFlt, respectively. 
Output of the relay S and L is set to 1(=Trip) if the locus of the delta-impedance lies in 
the third-quadrant of the relay. The trip decision is made by combining the output of both 
relays using the AND logic. The same criterion is true for both positive- and negative-
sequence superimposed impedances. 
5.2.2.3. Trip Counters 
To ensure a secure decision from the relay, a trip counter is used for each relay. A trip 
counter tracks the operating quantities (delta positive-sequence impedances ΔZ1S and 
ΔZ1L) and increment if the argument of the delta impedance lies in the third quadrant of 
the impedance plane or decrements if it lies outside of the third quadrant. A final decision 
is made when the output of the trip counter reaches the set counter threshold limit. A 
decision from the relay is set to 1 when the trip counter reaches the threshold limit and 0 
when it is less than the threshold limit. The same is true for the negative-superimposed 
impedances.  
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5.3. Practical Issues and the Proposed Solutions 
5.3.1. Energization of an Unloaded PST 
As shown in Figure 5.4, a PST is energized by switching the source-side circuit breaker 
CBS while the load-side CBL is open. The load-side relay does not measure any current, 
and therefore there is no computation of the superimposed impedance. If the status of the 
load-side breaker is open, the relay S at the source side will be responsible for the 
detection of any internal fault in an unloaded transformer. The following sections address 
two issues and the proposed solutions, in an unloaded transformer case.  
A. Source-side circuit breaker operation 
Considering Figure 5.4(a), prior to the closing of the source-side circuit breaker, the pre-
energization currents (I1SpreE, I1LpreE) measured are zero. However, pre- and post-
energization voltages (V1SpreE, V1SpostE) measured by the relay S are: 
Source-side pre-energization voltage  
g1ES1V preE =                                                                        (5.10) 
 
a) 
 
b) 
Figure 5.3: (a) Logic diagram of the delta-filter, and (b) logic diagram of the latch memory gate signal. 
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Source-side post-energization voltage  
g1ZS1Ig1ES1V postEpostE −=                                                  (5.11) 
where I1SpostE represents the magnetizing inrush current in the source-side of the 
transformer. 
Since there is no pre-fault current, the superimposed current is equal to the post-
energization current 
postES1IS1I =Δ  
Using (5.10) and (5.11), the positive-sequence superimposed impedance computed by the 
relay S is  
postE
postE
S1I
g1Eg1ZS1Ig1E
S1I
S1VS1Z
−−=Δ
Δ=Δ  
g1ZS1Z −=Δ                                                                        (5.12) 
As per (5.12), during the energization of an unloaded PST, the locus of the superimposed 
impedance, computed by relay S1, lies in the third quadrant and sees the energization of 
the PST(or source-side breaker operation) as a forward fault. As a result, this leads to the 
false operation of the relay. Previously, reference [40] has also addressed this dilemma in 
the directional comparison based protection algorithm for the standard transformer. 
Reference [40] also proposes a solution that is based on monitoring the significant change 
in the voltage ratio of at least a pair of the primary, secondary and tertiary voltages in a 
standard transformer (there is a significant change in the voltage ratio during the fault 
condition in comparison to the magnetizing inrush current). 
However, the solution proposed by [40] cannot be applied for the case of the PST due to 
the following two reasons. Firstly, the PST differs in design from the standard 
transformer, the source and load sides are connected to the same winding (series 
winding), and therefore, using a ratio of the two end voltages does not always show a 
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significant change during the various fault conditions. Secondly, in the event of high-
resistive or low-current faults, there is a small change in the voltage ratio which can result 
in no, or false, discrimination between the inrush current phenomena and the fault 
conditions. 
The proposed solution to this issue is to relocate the voltage transformers (VTs) inside the 
protecting zone as shown in Figure 5.4(b). Therefore, for the case when voltage 
transformers are located inside the protected zone, voltages measured by the relays S and 
L before the transformer is energized are zero, hence the incremental current and voltage 
components are equal to the post-energization inrush current and voltage of the PST. 
There is no computation of the incremental impedance by the relay L since IL is zero. The 
positive-sequence superimposed impedance measured by relay S is therefore 
T1Z
S1I
S1VS1Z =Δ
Δ=Δ                                                            (5.13) 
 
a) 
 
b) 
Figure 5.4: Location of the potential transformers at: (a) outside the protection zone, and (b) inside 
protection zone. 
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Equation (5.13) shows that the locus of delta impedance computed by relay S during the 
energization of the PST, while the VT is located inside the protected zone lies in the first 
quadrant of the impedance plane and sees it as a reverse fault. Therefore, a secure 
operation of the relay can be achieved during the energization of the PST. 
B. Measurement of the Spurious Negative-Sequence Current  
The negative-sequence superimposed impedance is independent of the pre-fault 
components; therefore, the location of the voltage transformer has no effect on the ΔZS2. 
However, during the closing operation of the source- and load-side circuit breakers, the 
signature of the spurious(false) negative-sequence current measured by the relay S is 
significant, as shown in Figure 5.6 at 0.1sec and 0.31sec. Therefore, the closing operation 
of the CBS (or CBL) results in the computation of the negative-sequence incremental 
impedance (ΔZS2=-Zg2) that lies in the third quadrant of the impedance plane and leads 
to a false relay operation. 
To ensure the security of the relay in this dilemma, two checks are made prior to the 
computation of ΔZS2. The first check monitors the status of the load-side circuit breaker 
and it is true if the CB status is open. The second check is true if the negative-sequence 
current IS2 or ΔIS2 exceeds the threshold THRES2. Therefore, the computation of ΔZS2 
is only performed when both of these checks are true. Figure 5.5 also shows the 
 
Figure 5.5: Measurement of the negative-sequence current during closing operation of the source- and 
load- side circuit breaker and phase-ground fault. 
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magnitude of the negative-sequence current during the high-resistive (50Ω) internal fault, 
which is much higher than during the circuit breaker operation, as shown at 0.5sec in 
Figure 5.6. It is also important to mention here that spurious negative-sequence current 
may reach up to 25% of the positive-sequence current. Therefore, threshold THRES2 
must be set to a certain level such that the sensitivity of the relay is not affected for any 
switch-on fault condition.  
5.3.1.1. Internal and External Faults in an Unloaded PST 
Positive- and negative-sequence incremental impedances measured by the relay S during 
the internal fault in an unloaded PST are same as defined in section 5.2.1. 
g1ZS1Z −=Δ                               
g1Z
S1I
S1VS1Z −=Δ
Δ=Δ  
Therefore, for internal faults while the transformer is unloaded, the loci of the both 
positive- and negative-sequence incremental impedances seen by the relay S lie in the 
third-quadrant of the impedance plane. Since the load-side current IL is zero, relay L does 
not compute any delta-component. 
However, in the event of an external fault, both relays S and L compute the superimposed 
impedances. The directional criteria during an external fault are the same as have been 
shown in section 5.2.1. 
5.3.2. Operation of the On-Load Tap-Changer  
Operation of the tap-changer to control the desired flow of active power results in a 
change in the normal system current. Therefore, it is important to analyze the relays 
behavior during the operation of the on-load tap-changer operation.  
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Relay S1 
The pre- and post-operation of the on-load tap-changer voltages VS1preT and VS1postT, 
respectively, can be written as:  
g1ZS1Ig1ES1V preTpreT −=                                                (5.14) 
g1ZS1Ig1ES1V postTpostT −=                                               (5.15) 
where IS1preT and IS1postT are the pre- and post-operation of on-load tap-changer source- 
side currents. 
From (5.14) and (5.15), positive-sequence delta impedance can be found as  
g1ZS1Z −=Δ                                                                     (5.16) 
Relay L1 
The pre- and post-operation of on-load tap-changer voltages VL1preT and VL1postT, 
respectively, can be written as: 
)( G1ZL1ZL1IG1EL1V preTpreT ++=                                 
(5.17) 
)( G1ZL1ZL1IG1EL1V postTpostT ++=                               (5.18) 
Using (5.17) and (5.18), the positive-sequence delta impedance can be found as: 
)( G1ZL1ZL1Z +−=Δ                                                            (5.19) 
The superimposed impedance (5.16) and (5.19) lies in the third quadrant of the 
impedance plane, resulting in the mal-operation of the relays. 
Solution 1: From section 5.2.2, it is known that the computation of the superimposed 
impedance is only performed if |∆I| exceeds the threshold setting THRES_I. However, the 
magnitude of the ∆I is proportional to the step size of the tap-changer. In practice, 
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depending on the application, PSTs are available in various phase shifts and total number 
of step sizes. Therefore, it must be ensured that THRES_I is set greater than the |∆I| per 
step without losing the sensitivity of the algorithm. 
Solution 2: The second proposed solution is to use the source-side voltage VS instead of 
the load-side voltage VL to compute the superimposed impedance in the load-side relay 
L, as shown in Figure 5.6. Computation of the superimposed impedance ∆ZL during the 
operation of the tap-changer and internal/external faults is as follows: 
5.3.2.1. Operation of the tap-changer 
The pre- and post-operation of the on-load tap-changer voltages VL1preT =VS1preT and 
VL1postT =VS1postT, respectively, can be written as:  
g1ZeL1Ig1ES1V jpreTpreT
δ−=                                              (5.20) 
g1ZeL1Ig1ES1V jpostTpostT
δ−=                                         (5.21) 
From (5.20) and (5.21), the positive-sequence delta impedance found can be written as: 
δjge1ZL1Z =Δ                                                                        (5.22) 
The superimposed impedance (5.22) lies in the first quadrant of the impedance plane. 
Therefore, the secure operation of the relay is achieved during the tap-changer operation 
of the PST. 
 
Figure 5.6: Computation of delta impedance in relay L using source-side voltages.  
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5.3.2.2. Internal Fault 
In the event of internal fault, the pre- and post-fault voltages VL1preFlt=VS1preFlt and 
VL1postFlt=VS1postFlt, respectively, can be written as 
)(Flt G1ZL1ZL1IG1EeS1V pre
j
preFlt +−=δ                (5.23) 
)( G1ZL1ZL1IG1EeS1V postFlt
j
postFlt +−=δ             (5.24) 
From (5.23) and (5.24), the positive-sequence delta impedance found can be written as 
δjeG1ZL1ZL1Z )( +−=Δ                                                      (5.25) 
The locus of the delta positive-sequence impedance seen by the relay L lie in the third 
quadrant of the impedance plane. Therefore, relay L sees the internal fault in the forward 
direction. 
5.3.2.3. External Fault 
The pre- and post-fault voltages VL1preFlt=VS1preFlt and VL1postFlt =VS1postFlt, respectively, 
can be written as:  
g1ZeL1Ig1ES1V jpreFltpreFlt
δ−=                               (5.26) 
g1ZeL1I1g1ES1V jpostFltpostFlt
δ−=                              (5.27) 
From (5.26) and (5.27), the positive-sequence delta impedance can be found as: 
δjge1ZL1Z =Δ                                                                 (5.28) 
Equation (5.28) shows that during external fault, the locus of the delta impedance lies in 
the first quadrant and therefore, sees the external fault in the reverse direction. 
Using the source-side voltage measurement to compute the superimposed impedance, 
(5.22) shows that during the operation of the tap-changer, the locus of the ∆ZL lies in the 
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first quadrant of the impedance hence ensuring the security of the relay. Moreover, 
during fault conditions, (5.25) and (5.28) show that the impedance lies in the third and 
first quadrant of the impedance plane for internal and external faults, respectively. 
However, (5.25) and (5.28) also show us that the loci of the superimposed impedance are 
now shifted by the phase shift, δ. 
Therefore, the sensitivity of the relay can be increased by proposing the modification in 
the basic directional criteria, such that for a forward fault, as shown in Figure 5.7.  
Forward fault: δδ +≤Δ∠≤+ oo 2701Z180  
Whereas, for a reverse fault, the loci of the superimposed impedance computed by the 
relays lie in the first quadrant such that 
Reverse fault: δδ +≤Δ∠≤+ oo 01Z90  
 
5.4. Performance Evaluation 
To demonstrate the effectiveness of the proposed protection method, several test cases of 
 
Figure 5.7: Modification in the basic directional criteria. 
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normal and fault system conditions have been simulated for two-core symmetrical PSTs. 
The power system test model (Model 3 in Appendix C) was simulated in 
PSCAD/EMTDC. To obtain the real representation of currents and voltages, modeling of 
the delta-hexagonal and standard-delta PSTs is done based on the nameplate information 
of the real PSTs. Details of the test model and system parameters are given in Appendix 
C. Results of the few test cases are presented in this section; however, more test results, 
both in graphical and tabular forms, are given in Appendix E.  
5.4.1. Simulation Cases 
Tests are formed for different system conditions such as source impedance ratio, SIRs 
(0.2, 1, 5), PST tap positions (high (0.7<D<1), mid (D=0.5) and low (0<D<0.3)). 
External (F1, F2) and internal (F3, F4) faults were simulated on the source and load sides 
of the series winding as well as on the primary and secondary sides of the exciting 
winding, as shown in Figure 5.8. Winding faults in both series and exciting units were 
simulated as a turn-to-turn fault (S1 closed, S2 and S3 opened; or S4 closed, S5 and S6 
opened), turn-to-ground fault (S2 closed, S1 and S3 opened; or S5 closed, S4 and S6 
opened), and winding-to-winding fault (S3 closed, S1 and S2 opened; or S6 closed, S4 
and S5 opened), as implemented in Figure 5.8.  
The following description summarizes the representation of signals, labels, legends and 
symbols used in Figure 5.9 to Figure 5.39. 
Source, load and exciting-winding terminal currents: S-side (A), L-side (A), E-side (A) 
Source- and load-side voltages: S-side (V), L-side (V) 
Phase quantities: phA, phB and phC 
Arguments (∠∆ZS1/ ∠∆ZS2) computed by Relay S: Angle (Relay S1), Angle (Relay S2) 
Arguments (∠∆ZL1/ ∠∆ZL2) computed by Relay L: Angle (Relay L1), Angle (Relay L2) 
Status of source-side circuit breaker: CBS  
Fault inception: internal (Int.FLT); external (Ext.FLT) 
Combined trip signal: Trip 
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Trip signals of positive and negative sequence relays: Trip_POS and Trip_Neg 
 
Figure 5.8: Fault modeling of two core symmetrical PST 
 
5.4.2. Energization of the Unloaded PST 
Case 5-1: As shown in Figure 5.9, significant magnetization inrush currents at the source 
side (S-side in Figure 5.9 are obtained when the unloaded PST is energized while the 
source-side phase voltages pass the zero-crossing and enter into the positive half cycle. 
Figure 5.9 also shows the arguments of the positive-sequence impedance (∆ZS1, ∆ZL1) for 
relays S1 and L1 and negative-sequence impedance (∆ZS2, ∆ZL2) for relays S2 and L2. 
The argument computed by S1 lies in the first quadrant of the impedance plane; however, 
the argument computed by load side relay L1 (and L2) is zero since load-side current is 
zero. As discussed in section 5.3.1, closing of the source-side circuit breaker (CBS) 
results in the negative-sequence current (IS2 in Figure 5.9); however, as expected there is 
no computation of the negative-sequence argument(∠∆ZS2) due to the block criteria set to 
ensure the security of the relay, as shown in Figure 5.9. The figure also shows that the 
digital signals, the overall trip signal is zero and therefore relay remains stable during 
energization of the PST. 
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5.4.2.1. Switch-on-to Internal Fault in an Unloaded PST 
Case 5-2: A phase A-g fault of low fault resistance (0.1 ohms) was simulated at location 
F3 as shown in Figure 5.10 while the PST is operating at the full-tap position and 
SIR=0.2. As shown in Figure 5.10, the inception of the fault (Int. FLT) is at a time of 
0.196 sec. Since the negative-sequence current (IS2 in Figure 5.10) was greater than the 
threshold THRES_S2, relay S2 computed the negative-sequence argument(∆ZS2) that lies 
in the third quadrant of the impedance plan and issues the trip signal(Trip_Neg). A 
combined trip signal (Trip as shown in Figure 5.10) was initiated by the relay at 0.209sec 
 
Figure 5.9: Energization of unloaded PST: profiles of inrush currents, arguments computed by positive-
sequence superimposed elements (S1 & L1), negative-sequence superimposed elements (S2 & L2), 
waveform of negative sequence current (IS2) and digital output signals (Case 5-1). 
Time(s) 0.190 0.210 0.230 0.250 0.270  
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Table 5-1 shows more switch-on internal faults in an unloaded PST, the average 
algorithm operating and relay tripping time is 7.33 and 11.5 msec, respectively. 
Table 5-1: Relay operating times for switch-on-to internal faults in an unloaded PST 
SIR 
Tap 
Position 
Fault Type 
Fault 
Location
Algorithm 
operating 
time(ms) 
Trip 
time(ms) 
0.2 
high 
C‐g  F4  8.83  13 
BC  F5  3.83  8 
turn‐turn(5% of winding)  S1  7.834  12 
Turn‐ground(1% from neutral)  S5  16.84  21 
low 
C‐g  F4  3.84  8 
BC  F5  3.84  8 
turn‐turn(5% of winding)  S1  6.83  11 
Turn‐ground(1% from neutral)  S5  15.84  20 
5 
high 
B‐g  F4  3.84  8 
BC  F5  4.84  9 
turn‐turn(5% of winding)  S1  3.84  8 
Turn‐ground(1% from neutral)  S5  12.84  17 
low 
C‐g  F4  3.84  8 
BC  F5  3.84  8 
turn‐turn(5% of winding)  S1  3.84  8 
Turn‐ground  S5  12.84  17 
 
 
 
5.4.2.2. Internal Fault in an Unloaded PST 
Table 5-2 and Table 5-3 show the performance of the relay for various internal faults in 
an unloaded transformer. Single-phase-to-ground faults are tested for low (0.1ohms) and 
high resistance (20 ohms). Each case is tested for SIRs (1 and 5) while the PST is 
operating at high and low tap positions. The fault was initiated at 0.196 sec and relay S2 
operated  at 0.215 sec with a total operating time of 22 ms. A combined trip signal was 
initiated by the relay at 0.215 sec after the trip counter of relay S2 reached the 
threshold(=1/4 cycle).The algorithm took 17.83 msec to make the decision. 
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Table 5-2: Relay operating times for internal faults in an unloaded PST for SIR 1 
Case.#  SIR 
Tap 
Position 
Fault 
Location 
Rf(Ω) 
Algorithm 
operating 
time(ms) 
Trip 
time(ms) 
Figure 
Case 5‐5 
1 
high 
F4(Ag)  0.1  8.83  13  Figure E.1 
Case 5‐6  F4(Ag)  20  8.83  13  Figure E.2 
Case 5‐7  F5(Cg)  20  9.83  14  Figure E.3 
Case 5‐8  F6(Ag)  0.1  7.83  12  Figure E.4 
Case 5‐9  F6(Ag)  10  13.83  18  Figure E.5 
Case 5‐10 
low 
F3(Cg)  20  9.83  14  Figure E.6 
Case 5‐11  F4(Ag)  20  9.83  14  Figure E.7 
Case 5‐12  F4(BC)  0.2  5.83  10  Figure E.8 
Case 5‐13  F3(BC)  0.2  2.83  7  Figure E.9 
Case 5‐14  F5(AC)  0.2  7.83  12  Figure E.10 
Case 5‐15  F5(ABC)  0.2  5.83  10  Figure E.11 
Table 5-3: Relay operating times for internal faults in an unloaded PST for SIR 5 
Case.#  SIR 
Tap 
Position 
Fault 
Location 
Rf(Ω) 
Algorithm 
operating 
time(ms) 
Trip 
time(ms) 
Case 5‐16 
SIR 5 
high 
F4  0.1  8.83  13 
Case 5‐17  F4  20  13.83  18 
Case 5‐18  F5  0.1  7.83  12 
Case 5‐19  F5  20  12.83  17 
Case 5‐20 
low 
F3  0.1  6.83  11 
Case 5‐21  F3  20  8.83  13 
Case 5‐22  F5  0.1  5.83  10 
Case 5‐23  F5  20  6.83  11 
5.4.3. Internal Faults in a Loaded PST 
Single Phase-to-Ground fault  
Table 5-4 shows the performance of the algorithm for various single phase-to-ground 
faults of high and low resistances for the PST operating at high and low tap positions and 
with SIR=1. The average operating time (sec) of the relay for low- and high-resistance 
faults is 11 msec and 13 msec, respectively. The algorithm took an average time of 6.834 
msec (low resistive faults) and 8.834 msec (high resistive faults) to make the decision. 
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Table 5-4: Relay operating times for internal phase-to-ground faults for SIR=1 
Case.# 
Tap 
Position 
Fault 
Location 
Rf(Ω)  Trip time(ms)  Figure 
Case 5‐24 
high 
F4(A‐g)  0.1  11  Figure 5.13 
Case 5‐25  F4(A‐g)  20  18  Figure 5.14 
Case 5‐26  F5(C‐g)  0.1  12  Figure 5.15 
Case 5‐27  F5(C‐g)  20  17  Figure 5.16 
Case 5‐28  F6(A‐g)  0.1  11  Figure 5.17 
Case 5‐29 
low 
F4(A‐g)  0.1  10  Figure 5.18 
Case 5‐30  F4(A‐g)  20  9  Figure 5.19 
Case 5‐31  F5(C‐g)  0.1  9  Figure 5.20 
Case 5‐32  F5(C‐g)  20  8  Figure 5.21 
Case 5‐33  F6(A‐g)  0.1  13  Figure 5.22 
 
 
 
Figure 5.13: Plots of arguments and digital 
signals in the event of phase A-g fault (fault 
resistance 0.1 Ω) at location F4 (Case 5-24). 
 
Figure 5.14: Plots of arguments and digital 
signals in the event of phase A-g fault (fault 
resistance 20 Ω) at location F4 (Case 5-25). 
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Figure 5.15: Plots of arguments and digital 
signals in the event of phase C-g fault (fault 
resistance 0.1 Ω) at location F5(Case 5-26). 
 
Figure 5.16: Plots of arguments and digital 
signals in the event of phase C-g fault (fault 
resistance 20 Ω) at location F5 (Case 5-28). 
 
Figure 5.17: Plots of arguments and digital 
signals in the event of phase A-g fault (fault 
resistance 0.1 Ω) at location F6 (Case 5-27). 
 
Figure 5.18: Plots of arguments and digital 
signals in the event of phase A-g fault (fault 
resistance 0.1 Ω) at location F4 (Case 5-29). 
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Figure 5.19: Plots of arguments and digital 
signals in the event of(resistance 20 Ω) at fault 
location F4(Case 5-30). 
 
Figure 5.20: Plots of arguments and digital 
signals in the event of C-g fault (fault resistance 
0.1 Ω) at location F5 (Case 5-31). 
 
Figure 5.21: Plots of arguments and digital 
signals in the event of C-g fault (fault resistance 
20 Ω) at location F5 (Case 5-32). 
 
Figure 5.22: Plots of arguments and digital 
signals in the event of C-g fault (fault resistance 
0.1 Ω) at location F6 (Case 5-33). 
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Table 5-5 and Table 5-6 show more results of single phase-to-ground fault for SIR = 0.2 
and 5 respectively. 
Table 5-5. Relay operating times for internal phase-to-ground fault for SIR=0.2 
Case.# 
Tap 
Position 
Fault 
Location 
Rf(Ω)  Trip time(ms) 
Case 5‐34 
high 
F4(A‐g)  0.1  9 
Case 5‐35  F4(A‐g)  20  12 
Case 5‐36  F5(C‐g)  0.1  8 
Case 5‐37  F5(C‐g)  20  12 
Case 5‐38  F6(A‐g)  0.1  13 
Case 5‐39 
low 
F4(A‐g)  0.1  8 
Case 5‐40  F4(A‐g)  20  11 
Case 5‐41  F5(C‐g)  0.1  8 
Case 5‐42  F5(C‐g)  20  13 
Case 5‐43  F6(A‐g)  0.1  17 
 
Table 5-6: Relay operating times for internal phase-to-ground fault for SIR=5 
Case.# 
Tap 
Position 
Fault 
Location 
Rf(Ω)  Trip time(ms) 
Case 5‐44 
high 
F4(A‐g)  0.1  8 
Case 5‐45  F4(A‐g)  20  9 
Case 5‐46  F5(C‐g)  0.1  8 
Case 5‐47  F5(C‐g)  20  10 
Case 5‐48  F6(A‐g)  0.1  14 
Case 5‐49 
low 
F4(A‐g)  0.1  7 
Case 5‐50  F4(A‐g)  20  8 
Case 5‐51  F5(C‐g)  0.1  7 
Case 5‐52  F5(C‐g)  20  8 
Case 5‐53  F6(A‐g)  0.1  18 
 
5.4.3.1. Phase-to-Phase and Three-Phase Faults  
Table 5-7 shows the performance of the algorithm for various phase-to-phase, double 
phase-to-ground, and three phase faults of high and low resistances for the PST operating 
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at the high, mid and low tap position and SIR=1. The average operating time (sec) of the 
relay for low and high resistance faults is 10.33 msec, respectively. The algorithm took 
an average time of 6.834 msec and 6.166 msec to make the decision. 
More results for SIR = 0.2 and 5 are available in Appendix E. 
Table 5-7: Relay operating times for internal phase-to-phase and 3 ph. faults, SIR=1 
Case.# 
Tap 
Position 
Fault type 
Fault 
Location 
Rf(Ω)  Trip time(ms)  Figure 
Case 5‐54 
high 
BC  F4  1  12  Figure 5.23 
Case 5‐55  BC‐g  F5  20  12  Figure 5.24 
Case 5‐56  ABC  F6  1  9  Figure 5.25 
Case 5‐57 
mid 
BC  F4  1  13  Figure 5.26 
Case 5‐58  BC‐g  F5  20  12  Figure 5.27 
Case 5‐59  ABC  F6  1  9  Figure 5.28 
Case 5‐60 
low 
BC  F4  1  8  Figure 5.29 
Case 5‐61  BC‐g  F5  20  9  Figure 5.30 
Case 5‐62  ABC  F6  1  9  Figure 5.31 
 
 
Figure 5.23: Plots of arguments and digital 
signals in the event of BC fault at location F4 
(Case 5-54) 
 
Figure 5.24: Plots of arguments and digital 
signals in the event of BC fault at location at F5 
(Case 5-55). 
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Figure 5.25: Plots of arguments and digital 
signals in the event of ABC fault at location F6 
(Case 5-56). 
 
Figure 5.26: Plots of arguments and digital 
signals in the event of BC fault at location F4 
(Case 5-57). 
 
Figure 5.27: Plots of arguments and digital 
signals in the event of BC-g fault at location F5 
(Case 5-58). 
 
 
 
 
Figure 5.28: Plots of arguments and digital 
signals in the event of ABC fault at location F6 
(Case 5-59). 
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Figure 5.29: Plots of arguments and digital 
signals in the event of BC fault at location F4 
(Case 5-60). 
 
Figure 5.30: Plots of arguments and digital 
signals in the event of BC-g fault at location F5 
(Case 5-61). 
 
 
Figure 5.31: Plots of arguments and digital signals in the event of ABC fault at location F6 (Case 5-62). 
5.4.4. Turn-to-Turn Faults 
Table 5-8 shows the performance of the algorithm for various turn-to-turn faults of 
different percentages of shorted turn of the corresponding winding. The average 
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operating time (sec) of the relay is 12.78 msec. The algorithm took an average of time 
8.61 msec to make the decision. 
Table 5-8: Relay operating times for turn-to-turn faults 
Case.# 
Tap 
position 
SIR  Fault Location 
Shorted 
turn(%of 
winding) 
Trip 
time(ms) 
Figure 
Case 5‐63 
High 
SIR=1 
SW‐Primary  5  16  Figure E.12 
Case 5‐64  SW‐Primary  2  15  Figure E.13 
Case 5‐65  SW‐Secondary  5  15  Figure E.14 
Case 5‐66  SW‐Secondary  2  16  Figure E.15 
Case 5‐67  EW‐Primary  5  10  Figure E.16 
Case 5‐68  EW‐Primary  2  10  Figure E.17 
Case 5‐69  EW‐Secondary  5  10  Figure E.18 
Case 5‐70  EW‐Secondary  2  10  Figure E.19 
Case 5‐71 
SIR=5 
SW‐Primary  5  15  Figure E.20 
Case 5‐72  SW‐Primary  2  16  Figure E.21 
Case 5‐73  SW‐Secondary  5  15  Figure E.22 
Case 5‐74  SW‐Secondary  2  16  Figure E.23 
Case 5‐75  EW‐Primary  5  11  Figure E.24 
Case 5‐76  EW‐Primary  2  11  Figure E.25 
Case 5‐77  EW‐Secondary  5  11  Figure E.26 
Case 5‐78  EW‐Secondary  2  11  Figure E.27 
Case 5‐79 
Low 
SIR=1 
SW‐Primary  5  21  Figure E.28 
Case 5‐80  SW‐Primary  2  20  Figure E.29 
Case 5‐81  SW‐Secondary  5  15  Figure E.30 
Case 5-82 SW-Secondary 2 15 Figure E.31 
Case 5-83 EW-Primary 5 8 Figure E.32 
Case 5-84 EW-Primary 2 8 Figure E.33 
Case 5-85 EW-Secondary 5 8 Figure E.34 
Case 5-86 EW-Secondary 2 8 Figure E.35 
Case 5-87 
SIR=5 
SW-Primary 5 15 Figure E.36 
Case 5-88 SW-Primary 2 15 Figure E.37 
Case 5-89 SW-Secondary 5 14 Figure E.38 
Case 5-90 SW-Secondary 2 14 Figure E.39 
Case 5-91 EW-Primary 5 8 Figure E.40 
Case 5-92 EW-Primary 2 8 Figure E.41 
Case 5-93 EW-Secondary 5 8 Figure E.42 
Case 5-94 EW-Secondary 2 8 Figure E.43 
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5.4.5. External Faults in a Loaded PST 
Table 5-9 shows the performance of the proposed algorithm in the event of external 
phase-to-ground, phase-to-phase, and three-phase faults with and without CT saturation. 
The results show that relays S and L compute positive- and negative-sequence 
superimposed impedance loci in the third and first quadrant, respectively. Thus, the relay 
remains stable during external faults. The entire test was performed at the mid-tap 
position of the PST for SIR = 1. 
 
Table 5-9: Relay performance in the event of external faults 
Case.# 
Fault 
Location 
Fault type 
With CT 
saturation 
Relay 
Operation 
Figure 
Case 5‐95 
F1 
Ag  No  No Trip  Figure 5.32 
Case 5‐96  BC  No  No Trip  Figure 5.33 
Case 5‐97  BC‐g  No  No Trip  Figure 5.34 
Case 5‐98  ABC  No  No Trip  Figure 5.35 
Case 5‐99 
F2 
Ag  No  No Trip  Figure 5.36 
Case 5‐100  BC  No  No Trip  Figure 5.37 
Case 5‐101  BC‐g  No  No Trip  Figure 5.38 
Case 5‐102  ABC  No  No Trip  Figure 5.39 
Case 5‐103 
F1 
Ag  Yes  No Trip  Figure E.44 
Case 5‐104  BC  Yes  No Trip  Figure E.45 
Case 5‐105  BC‐g  Yes  No Trip  Figure E.46 
Case 5‐106  ABC  Yes  No Trip  Figure E.47 
Case 5‐107 
F2 
Ag  Yes  No Trip  Figure E.48 
Case 5‐108  BC  Yes  No Trip  Figure E.49 
Case 5‐109  BC‐g  Yes  No Trip  Figure E.50 
Case 5‐110  ABC  Yes  No Trip  Figure E.51 
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Figure 5.32: Plots of arguments and digital 
signals in the event of external A-g fault at 
location F1 (Case 5-95). 
 
Figure 5.33: Plots of arguments and digital 
signals in the event of external BC fault at 
location F1 (Case 5-96). 
 
Figure 5.34: Plots of arguments and digital 
signals in the event of external BC-g fault at 
location F1 (Case 5-97). 
 
 
 
Figure 5.35: Plots of arguments and digital 
signals in the event of external ABC fault at 
location F1 (Case 5-98) 
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Figure 5.36: Plots of arguments and digital 
signals in the event of external A-g fault at 
location F2 (Case 5-99). 
 
Figure 5.37: Plots of arguments and digital 
signals in the event of external BC fault at 
location F2 (Case 5-100) 
 
Figure 5.38: Plots of arguments and digital 
signals in the event of external BC-g fault at 
location F2 (Case 5-101) 
 
 
 
Figure 5.39: Plots of arguments and digital 
signals in the event of external ABC fault at 
location F2 (Case 5-102) 
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5.5. Summary 
This chapter presented a new phase shifting transformer protection technique based on 
the directional comparison principle. The proposed technique can be applied as a main or 
backup protection for the protection of any kind of PST. The fault detection criterion is 
based on the direction of the fault seen by two directional comparison elements installed 
at the source and load sides of the transformers. Based on the directional comparison 
principle, the loci of the superimposed positive- and negative-sequence impedances lie in 
the third quadrant of the impedance plane for the forward faults; however, in the case of a 
reverse fault, the loci lie in the first quadrant of the impedance plane. However, 
implementation of the proposed protection principle for the protection of a phase shifting 
transformer is not a straightforward solution. A large part of this chapter was dedicated to 
address the various practical issues that arise while applying the proposed protection 
approach. In the same context, various solutions have been proposed to achieve a more 
secure and sensitive solution. 
To demonstrate the effectiveness of the proposed protection technique, a large number of 
test cases have been simulated and applied to the two-core symmetrical PST. The 
proposed technique is tested for various fault and non-fault conditions. The test results 
showed that the proposed protection method offers a more sensitive and secure protection 
solution as compared to protection principles based on the current differential approach. 
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Chapter 6  
Summary and Conclusions 
Phase shifting transformers are widely used for the control of power flow over parallel 
transmission lines. Like the standard transformer, the phase shifting transformer is mainly 
protected by the differential protection technique in addition to other electrical and 
mechanical protection elements. However, the existing differential current measuring 
principles are strongly associated with the conventional and unconventional challenges, 
which can jeopardize the security and sensitivity of the differential protection relay. To 
resolve the challenges associated with PST differential protection, this thesis focuses on 
the development of new protection technique that ensure a more reliable protection 
solution. However, the unavailability of the PST short-circuit and simulation models that 
must represent an accurate mimic of the PST, leads us to the development of the 
modeling of the various kinds of PST for short-circuit and protection studies. Therefore, 
this research mainly worked on the development of both PST modeling and protection. 
6.1. Summary 
The first chapter of the thesis mainly described the brief introduction of power system 
protection and the research objectives of the thesis. Chapter 2 presented a brief outline of 
the basic working principle, types, modeling and current differential protection principles 
of the phase shifting transformer. The existing available modeling solutions and their 
limitations were described followed by the traditional and non-traditional problems 
associated with the differential protection principles. 
The proposed modeling solution of single-core standard-delta and two-core symmetrical 
phase shifting transformers, which can be used for both balanced and unbalanced system 
conditions, are presented in chapter 3. The proposed modeling approach is based on the 
development of positive-, negative- and zero-sequence networks; derived mathematical 
relations are further used to develop the relations of winding-terminal voltages, currents 
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and impedances as a function of the tap position. The accuracy of the presented models 
was first verified mathematically with the manufacturer’s test report data. Then EMTP 
modeling was done in RTDS to further test and verify the digital model. 
Chapter 4 of the thesis presented a new protection method based on the electromagnetic 
differential equations for both delta-hexagonal and standard-delta PSTs. The method was 
tested for various faulted and non-faulted power system conditions. In addition to the 
internal/external fault detection and discrimination capability, unlike differential 
protection, the proposed algorithm remains stable during magnetization inrush current 
and offers a higher degree of stability in the event of an external fault with current 
transformer saturation and saturation of the series winding. 
In Chapter 5, a directional comparison-based protection technique has been presented for 
the protection of phase shifting transformers of all kinds. Various practical issues 
associated with the algorithm are addressed, followed by the proposed solutions to these 
issues. The proposed technique is tested for various fault and no-fault conditions.  
6.2. Conclusions 
Conclusions of this thesis can be made based on (i) modeling and (ii) protection of phase 
shifting transformers.  
Modeling of the single-core standard delta, two-core symmetrical and asymmetrical PSTs 
were done for the short-circuit and protection studies. Based on the test results obtained 
mathematically and from the suggested EMTP models it can be concluded that: 
• Unlike existing available models, the proposed models do not require detailed test 
report data from the manufacturer. 
• Symmetrical component-based modeling methodology is used, and therefore, can 
be accurately used for short-circuit analysis and load-flow studies. 
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• Using the proposed models, an accurate representation of real transformers can be 
obtained to simulate current and voltage signals for various normal and faulted 
power system conditions. 
• Derived relations of voltage, current and impedance as a function of the tap 
position can be further used for the study and development of existing and new 
protection techniques. 
• To simulate inter-turn, turn-ground and winding-winding faults, the suggested 
equivalent models can be implemented in commonly used EMTP tools such as 
EMTDC/PSCAD or RTDS. 
This thesis aimed to develop a new protection method that is able to resolve the 
challenges and problems associated with PST current differential-based protection 
techniques and offer a more reliable protection solution to protect the PST. Conclusions 
of each protection method (presented in chapters 4 and 5) can be made as follows: 
Electromagnetic differential protection 
• Without any restraining or blocking unit, the proposed algorithm remains stable 
during the magnetization inrush current. On the other hand, the conventional 
differential protection is dependent on the harmonic-based blocking unit. 
However, modern transformers run at a higher flux density and generate low 
harmonics content during inrush current, hence the relay security can be 
jeopardized. The purposed algorithm performs well in the event of simultaneous 
internal fault and magnetization inrush current. However, the conventional 
differential relay is not able to operate in such kinds of scenario due to the trip 
block by the blocking unit.  
• During series-winding saturation, the proposed algorithm remains stable while the 
conventional differential protection measures a high differential current. 
• Unlike the conventional differential protection characteristic, the non-standard 
varying phase-shift does not impact the sensitivity of the relay in the event of a 
 157 
 
low fault current when the PST is operating at a high tap position, and the security 
in the event of any false current when the PST is operating at a low tap position. 
The proposed algorithm provides good sensitivity against low turn-turn faults. 
The test shows us that the relay performs well, even when the shorted turns are 
1.5% of the winding, while the PST is operating at a low tap position. However, 
as mentioned in the previous section, in the event of a turn-turn fault, the 
conventional differential protection has a finite sensitivity and does not work for 
the low fault current.  
• The proposed algorithm requires three currents and two voltages per phase. 
However, the current differential protection requires only currents to compute 
differential currents.  
• Like the existing alternate current differential methods, the proposed algorithm 
also requires reading of the tap position from the PST. However, the conventional 
differential protection does not require any external readings, except current 
measurements.  
Directional comparison-based protection 
• In addition to the internal/external fault detection and discrimination, the 
proposed technique is completely immune and remains stable during 
magnetization inrush currents, winding saturation and external fault with CT 
saturation. Unlike the differential-based techniques, the algorithm doesn’t require 
any blocking or restraining element to ensure the security of the relay, and 
therefore performs well on occurrence of the simultaneous inrush current 
phenomena and internal fault.  
• It solves the problem of turn-to-turn fault detection, which was previously 
undetectable by the conventional differential technique.  
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• Computation of the algorithm does not require tracking of the tap-changer 
position, which is normally used in differential-based techniques to solve the 
problem of non-standard varying phase-shift.  
• The sensitivity and stability of the proposed algorithm are tested for various fault 
and non-fault conditions, which suggest that the proposed algorithm provides a 
complete solution for the protection of all kinds of commonly used PSTs. 
The main contributions of this thesis are: 
• Performance analysis of the traditional and alternate PST current differential-
based  protection techniques 
• Development of short-circuit and EMTP models of single-core standard-delta and 
two-core PSTs 
• Development of a new protection algorithm based on the electromagnetic 
differential protection equations for the standard-delta and delta-hexagonal PST 
• Development of a universal protection algorithm based on the directional 
comparison principle 
Further work can be done in the following areas: 
• Design of the scaled-down prototype of phase shifting transformers based on the 
derived relations of winding parameters. 
• Validation and testing of the two-core asymmetrical phase shifting transformer 
model presented in Appendix A. 
• Performance of the proposed protection methods can be tested using the actual 
recorded current and voltage signals. A real prototype of phase shifting 
transformer can also be used to test the proposed protection methods as well. 
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• Hardware implementation and testing of the proposed protection techniques on a 
real phase shifting transformer. 
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Appendix A 
Modeling of Two-core Asymmetrical PST 
As done in section 3.4 for the two-core symmetrical PST, different parameters are 
derived to accurately model the positive-, negative-, and zero-sequence impedance 
networks of the two-core asymmetrical PST.  
A.1. Calculation of the Positive-Sequence Winding Impedances  
As shown in Figure A.1, the source (S) and load (L) sides are connected to the primary of 
the series unit. The secondary of the series unit is connected to the tapped-winding 
(secondary-side) of the exciting unit, making a delta connection to create the quadrature 
voltage, which, when added to the nominal voltage, will generate the phase shift between 
the source and the load sides. The primary of the exciting unit is connected to the source-
side of the primary winding of series unit. Both sides of the exciting unit are Y–N 
connected. 
The turn ratios of the series unit and exciting unit at a particular tap position D are as 
follows: 
S
SAA N
San
n
aV
V ==Δ
Δ
                                                                         (A.1) 
D
N
Dn
n
V
V E
Ea
EA
Ea
EA ==                                                                           (A.2) 
where ∆VA and ∆Va are the quadrature voltages; VEA and VEa are the voltages across the 
primary and secondary of the exciting unit; nSA and nSa are the number of turns in the 
primary and the secondary windings of the series unit, respectively; nEA and nEa are the 
number of turns in the primary and the secondary windings of the exciting unit, 
respectively. 
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Figure A.1: Schematic diagram of two-core asymmetrical PST. 
 
The load condition should be taken into account to derive the positive-, negative-, and 
zero-sequence impedances of the PST as a function of tap position. The derived equations 
are further used to calculate the leakage impedance of the single- phase windings of both 
series and exciting units.  
Using notations of Figure A.2, equations (A.3) and (A.4) can be written in terms of 
leakage impedance at the primary of the series unit, as shown in Figure A.2.  
LASAEASAASA VZIIVV +−+Δ= )(                          (A.3) 
where ISA-IEA=ILA  
Replacing ∆VA with ∆VaNs, we can obtain 
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LASAEASAsaSA VZIINVV +−+Δ= )(.                        (A.4) 
Using the circuit of Figure A.2, we can write the expression for the quadrature voltage 
developed at the secondary of the series unit as 
SaaEaa ZIVjV +−=Δ 3                                                             (A.5) 
Transferring the secondary to the primary of the exciting unit, we can write the voltage 
and current relation as  
D
NZIZI
D
eNVV eEaEaEAEAEaEA −+=                                             (A.6) 
The ampere-turn ratio of the series unit is 
s
LA
a N
I
I =                                                                                    (A.7) 
 
Figure A.2: Single-phase diagram of two-core asymmetrical PST. 
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The ampere-turn ratio of the exciting unit is 
EA
Ea
Ea
EA
n
Dn
I
I =                                                                              (A.8) 
Considering Figure A.2, (A.9) gives us the current relation between the secondary of the 
series and the exciting units. 
LAsabcEa INjIjIII 33 ⇒=−=                                          (A.9) 
The distribution of currents in the primary of the series and exciting units is: 
LASAEA III −=                                                               (A.10) 
Using (A.7) to (A.10), we can derive the following relations: 
⎟⎟⎠
⎞
⎜⎜⎝
⎛
+= eS
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SALA NDNj
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3
                                                     (A.11a) 
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                                                       (A.11b) 
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3                                                      (A.11c) 
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⎛
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3
eSe
eS
SAEA
NNDNj
NDNjII                                          (A.11d) 
Replacing ∆Va and Ia in (A.4) with (A.5) and (A.7), respectively, and rearranging, we can 
get 
s
SALASaLAS
S
SA
S
LA
Ea Nj
ZI
j
ZIN
Nj
V
Nj
VV
3
.
333
+= +−                              (A.12) 
Replacing VEa in (A.6) with (A.12) and using (A.8-A.10) we can get 
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where VEA=VSA 
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Solving (A.13) for VLA and by re-arranging we can get 
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where Z1(D) is the positive-sequence impedance as a function of tap position of the PST 
represented by (A.15) and δ denotes the phase shift between load- and source- sides. 
⎥⎥
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eS
e
NDNj
N
+= 3δ                                                                (A.16) 
The positive-sequence impedance of the series unit remains constant for any tap position. 
Hence, to find the winding leakage-impedance of the series-unit, we put D=0 in (A.16) 
such that Z1(D=0)=Ns2ZSa+ZSA. At D=0, Z1(D=0) is the equivalent impedance of the single-
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phase series-unit transformer shown in Figure A.2. We can find the series-unit winding 
leakage-impedances as below. 
2
)0(15.0
S
D
Sa
N
Z
Z ==                                                                (A.17a) 
)0(15.0 == DSA ZZ                                                                  (A.17b) 
The positive-sequence impedance of the exciting unit is the function of the tap position 
D. The derived equation (A.15) with tap position D=1 can be used to find the positive-
sequence impedance of the exciting unit at maximum tap, D=1 which is further used to 
find the winding leakage-impedances (ZEA and ZEa). Using (A.15) with D=1 
EaeS
S
EAD ZNNj
eN
NjZZDZ 3232)( )0(11 ++= =  
From the above equation, we can find the exciting-unit windings leakage-impedances as 
a function of tap position as below. 
( ) ( )[ ]
( ) EaeSSEADD
SeDeSD
S
EA
ZNNj
eN
NjZZZ
NNZNNZ
N
Z
3232
5.1443
12
5.0
)0(1)1(1
22
)0(1
22
)1(12
+=−
+−+=
==
==
     
( ))0(1)1(132 5.0 == −= DDSEA ZZNj e
N
Z                            (A.18A) 
( ))0(1)1(132 5.0 == −= DDeSEa ZZNNjZ                                         (A.18B) 
Parameter calculations using (A.17) and (A.18), when used back in (A.15), gives us the 
positive-sequence impedance of the whole PST as a function of tap position. Hence, to 
accurately model the PST, the manufacturer’s test report data are not required, except for 
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the impedance at the maximum tap position and minimum tap positions that are given in 
the nameplate information. 
A.2. Calculation of Negative Sequence Winding Impedances  
The negative-sequence impedance is equal to the positive-sequence impedance, and the 
equivalent circuits are similar except that the phase shift will be of the same magnitude 
but in opposite directions. Thus, if the phase shift is +δ degrees for positive-sequence, the 
phase shift for negative-sequence quantities will be −δ degrees. 
A.3. Calculation of Zero-Sequence Winding Impedances  
Taking all the phasor quantities (currents and voltages) equal in magnitude and in-phase 
and rewriting (A.3), (A.5) and (A.9) we will get   
000000 )( LASAEASAASA VZIIVV +−+Δ=      (A.19) 
000 Saaa ZIV =Δ                                                            (A.20) 
00000 0 =⇒=−= EAbcEa IIII                                                    (A.21) 
The distribution of currents in the primary of the series and exciting units will be: 
00000 LASALASA IIII =⇒−=                                      (A.22)  
The ampere-turn ratio of the series unit is 
S
SA
a
LA
a N
I
I
I
I ==
0
0
0
0                                                                  (A.23) 
And  
SSaaA NZIV 000 =Δ                                                        (A24) 
Using (A.23) and (A.24) in (A.19) and solving for VLA0 we can write 
 172 
 
⎟⎠
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⎛= −− 020000 SASSaSASALA ZNZIVV  
0000 eqSASALA ZIVV −=   
0
2
00 SAsSa ZNZZ +=                                                              (A.25) 
Equation (A.25) represents the zero-sequence impedance of the whole PST. The zero-
sequence impedance of the exciting unit (ZEA0, ZEa0) is zero even when both sides of 
exciting units are grounded; this is because the secondary of the exciting unit is 
connected to the secondary of the series unit in delta. Hence, the zero-sequence 
impedance of the PST will remain constant for all tap positions. 
The derived equation (A.25) is further used to find the winding leakage-impedances (ZSA0 
and ZSa0).  
2
0
0 5.0
s
Sa
N
ZZ =                                                                      
(A.26) 
00 5.0 ZZ SA =                                                                       (A.27) 
The derived parameters (A.26) and (A.27), when used back in (A.25), will give us the 
zero-sequence impedance of the whole PST as a function of the tap position.  
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Appendix B 
Signal Processing 
The proposed phase shifting transformer protection methods (Chapter 4 and 5) requires 
currents and voltages signals of fundamental frequency (50 or 60 Hz). In conventional 
transformer differential protection, harmonic indicators are used to detect the inrush 
currents. Generally, second and fifth harmonics in differential current are used to check 
the inrush current due to energization of transformer, CT saturation or core saturation.  
Various system normal conditions (like such as switching operation of transformer) and 
fault conditions results in the generation of the decaying dc and higher frequencies. 
Therefore, for proper implementation of the proposed algorithms, extraction of 
fundamental frequency components is very important. The following detail illustrates the 
required signal processing and extraction of the voltage and current components that are 
used in implementing the proposed algorithms.  
B.1. Anti-Aliasing Filter  
According to the sampling theorem [46], a continuous-time signal can be fully recovered 
from its uniformly sampled version if the input signal is sampled at a sampling frequency 
fs that is at least twice the highest required frequency. If this condition is not satisfied, the 
original continuous-time signal cannot be recovered from its sampled version because of 
distortion caused by aliasing.  
To implement both the proposed algorithms and conventional differential approaches 
(with harmonic indicators) cutoff frequencies of 360Hz for electromagnetic differential 
protection(EDP) and 960Hz for directional comparison-based protection(DCB) are used. 
To avoid aliasing, sampling frequency is normally chosen twice the cut-off frequency. 
Sampling frequency of 1440 Hz and 2880 Hz are chosen for the implementation of 
electromagnetic differential protection based approach and directional comparison based 
approach, respectively.  
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In PSCAD and RTDS, current and voltage signals from current and voltage transformers, 
respectively are normally available with the minimum time-step of 50µsec, which 
corresponds to oversampling of input signals with 20kHz of sampling frequency. 
Therefore, decimation process is implemented to decimate the over-sampled signal into 
low sampling rate. Decimation process is implemented by first passing the over-sampled 
signal through the digital anti-aliasing filter and then down-sampling its output. For the 
design of anti-aliasing filter a 4th order Butterworth filter with cut-off frequencies of 
360Hz and 960Hz are used in EDP and DCB, respectively. 
B.2. Phasor Estimation Using Discrete Fourier Transformer 
(DFT) 
For the purpose of phasor estimation (magnitude and phase) of the discrete signal, 
algorithm based on Discrete Fourier transformer is used. The DFT algorithm employs the 
sine and cosine functions, which are well known orthogonal functions, to estimate the 
phasor of sinusoidal waveforms. The general expression for the DFT is as follows:  
∑−
=
−=
1
0
2
2 N
n
N
hjn
nh evN
V
π
                                                           (B.1) 
where 
v is the instantaneous value of the voltage 
n is the nth sample in the data window 
V is the phasor of the voltage 
h is the order of the harmonic 
N is the number of sample in a data window 
The exponential term in (B1) can be converted to the sinusoidal equivalent such that (B1) 
becomes  
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Real and imaginary components of the phasor are given by  
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Table B-1 and Table B-2 shows the cosine and sine coefficients for a sampling frequency 
of 1440 Hz and 2880 Hz. Figure B.1 and Figure B.2 show the frequency response of the 
cosine and sine filters for a sampling frequency of 1440 Hz and 2880 Hz.  
Table B-1: Cosine and sine filter coefficients for a 24 point DFT 
Cosine Coefficients [1‐24]  Sine Coefficients [1‐24] 
1.0  0.0 
0.966  0.259 
0.866  0.500 
0.707  0.707 
0.500  0.866 
0.259  0.966 
0.0  1.0 
‐0.259  0.966 
‐0.500  0.866 
‐0.707  0.707 
‐0.866  0.500 
‐0.966  0.259 
‐1.000  0.000 
‐0.966  ‐0.259 
‐0.866  ‐0.500 
‐0.707  ‐0.707 
‐0.500  ‐0.866 
‐0.259  ‐0.966 
0.0  ‐1.0 
0.259  ‐0.966 
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Table Continued… 
0.500  ‐0.866 
0.707  ‐0.707 
0.866  ‐0.500 
0.966  ‐0.259 
 
Figure B.1: Frequency response of cosine and sine filters for sampling frequency of 1440 Hz. 
 
Table B-2: Cosine and sine filter coefficients for a 48 point DFT 
Cosine Coefficients 
[1‐24] 
Cosine 
Coefficients [25‐
48] 
Sine Coefficients 
[1‐24] 
Sine Coefficients 
[25‐48] 
1.000  ‐1.000  0  0 
0.991  ‐0.991  0.1305  ‐0.1305 
0.966  ‐0.966  0.2588  ‐0.2588 
0.924  ‐0.924  0.3827  ‐0.3827 
0.866  ‐0.866  0.5  ‐0.5 
0.793  ‐0.793  0.6088  ‐0.6088 
0.707  ‐0.707  0.7071  ‐0.7071 
0.609  ‐0.609  0.7934  ‐0.7934 
0.500  ‐0.500  0.866  ‐0.866 
0.383  ‐0.383  0.9239  ‐0.9239 
0.259  ‐0.259  0.9659  ‐0.9659 
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Table Continued…       
0.131  ‐0.131  0.9914  ‐0.9914 
0.000  0.000  1  ‐1 
‐0.131  0.131  0.9914  ‐0.9914 
‐0.259  0.259  0.9659  ‐0.9659 
 
 
Figure B.2: Frequency response of cosine and sine filters for sampling frequency of 2880 Hz. 
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Appendix C 
Power System Simulation Models 
This appendix presents the test system models used to simulate various normal and 
faulted system conditions to test the proposed protection techniques discussed in Chapter 
4 and Chapter 5. All the simulations were performed in PSCAD/EMTDC. In addition to 
the test systems configurations, parameters data of various system elements like such as 
sources, transmission lines, phase shifting transformers and instrument transformers are 
also presented in this section. 
C.1. Test Models 
Three test system models used to simulate the delta-hexagonal (Model 1), standard-delta 
(Model 2) and two-core symmetrical (Model 3) were simulated in PSCAD. To obtain the 
real representation of currents and voltages, modeling of all three kinds of the PSTs is 
done based on real PSTs nameplate information obtained from the manufacturer. 
Therefore, each system model rating (kV and MVA) is based on the actual transformer 
ratings. As shown in Figure C.1, all the three models consist of two end sources linked 
together through the parallel transmission lines between busbar (BUS 1 and BUS 2). 
Phase shifting transformer is installed on line 1 at bus 1 between the source- and load-
side circuit breakers. 
 
Figure C.1: Single line diagram of the parallel transmission network together with the phase shifting 
transformer. 
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C.2. Sources 
Table C-1: Equivalent sources’ data for Model 1 
Parameters 
Model 1 
Source 1  Source 2 
Rated Voltage 
(Line‐line, RMS) 
138 kV  138 kV 
Frequency  60 Hz  60 Hz 
Phase Shift(initial)  0 deg  0 deg 
Positive sequence 
impedance(SIR=1)  6.09 Ω∠85.50   1.21 Ω∠85.50 
Zero‐sequence 
impedance 
15.91 Ω∠72.50 
deg 
3.18 Ω∠72.50 
deg 
 
Table C-2: Equivalent sources’ data for Model 2 
Parameters 
Model 2 
Source 1  Source 2 
Rated Voltage 
(Line‐line, RMS) 
69 kV  69 kV 
Frequency  60 Hz  60 Hz 
Phase Shift(initial)  0 deg  0 deg 
Positive sequence 
impedance(SIR=1) 
9.52 Ω∠85.50  1.90 Ω∠85.50 
Zero‐sequence 
impedance 
24.65 Ω∠74.370  4.93 Ω∠700 
 
Table C-3: Equivalent sources’ data for Model 3 
Parameters 
Model 1 
Source 1  Source 2 
Rated Voltage 
(Line‐line, RMS) 
230 kV  230 kV 
Frequency  60 Hz  60 Hz 
Phase Shift(initial)  0 deg  0 deg 
Positive sequence 
impedance(SIR=1) 
11.44 Ω∠85.5 
deg 
2.28 Ω∠85.5 deg 
Zero‐sequence 
impedance 
29.62 Ω∠70 deg  5.92 Ω∠70 deg 
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C.3. Phase Shifting Transformers 
Table C-4: Delta Hexagonal PST 
Parameters PST 
Rated Voltage(Line‐line, RMS)  138 kV 
3‐phase MVA  150 
Positive sequence impedance  6.096 Ω∠88.4 deg 
Zero‐sequence impedance  21.378 Ω∠87.3 deg 
Maximum phase shift  32.59 deg 
No. of steps  32 
 
Table C-5: Standard-Delta PST 
Parameters  PST 
Rated Voltage(Line‐line, RMS)  69 kV 
3‐phase MVA  30 
Positive sequence impedance  9.52 Ω 
Zero‐sequence impedance  8.8872 Ω 
Maximum phase shift  30 deg 
No. of steps  32 
 
Table C-6: Two-core symmetrical PST 
Parameters  PST 
Rated Voltage(Line‐line, RMS)  230 kV 
3‐phase MVA  480 
Maximum phase shift  ±35.1 deg 
No. of steps  32 
Positive sequence impedance 
@D=1 
11.44 Ω 
Positive sequence impedance 
@D=0 
7.48 Ω 
Zero‐sequence impedance @D=1  7.96 Ω 
Series Unit 
no. of turns primary winding  220 
no. of turns secondary winding  272 
Exciting Unit 
no. of turns primary winding  354 
no. of turns secondary winding  160 
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C.4. Transmission Lines  
Table C-7: Transmission Line Data for Model 1 
Parameters  Line 1  Line 2 
Length  50 km  75 km 
Positive sequence impedance 25.45 Ω∠85.9 deg 38.175 Ω∠85.9 deg 
Zero‐sequence impedance  68.76 Ω∠74.6 deg 103.14 Ω∠74.6deg 
 
Table C-8: Transmission Line Data for Model 2 
Parameters  Line 1  Line 2 
Length  30 km  50 km 
Positive sequence impedance 15.27Ω∠85.9 deg  25.45 Ω∠85.9 deg 
Zero‐sequence impedance  41.256 Ω∠74.6deg 68.76 Ω∠74.6 deg 
 
Table C-9: Transmission Line Data for Model 3 
Parameters  Line 1  Line 2 
Length  75 km  100 km 
Positive sequence impedance 38.175 Ω∠85.9 deg 50.9 Ω∠85.9 deg 
Zero‐sequence impedance  103.14 Ω∠74.6 deg 137.5Ω∠74.6 deg 
 
C.5. Current Transformer 
Table C-10: Current Transformers Data  
Parameters 
Model 1  Model 2  Model 3 
CTS  CTL  CTE  CTS  CTL  CTE  CTS  CTL 
CT ratio  200  200 200  50  50  50  320  320 
Burden(Ω)  0.5‐20  0.5  0.5‐20  0.5  0.5‐20 
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Appendix D 
Additional Simulation Results of Electromagnetic 
Differential Protection 
Additional test results in this appendix illustrate the performance of the electromagnetic 
differential protection techniques that have been presented in Chapter 4. A large number 
of tests are performed for various types of internal and external faults and fault locations. 
Tests are formed for different system conditions like such as SIRs{0.2, 1, 5}, PST tap 
positions {high (0.7<D<1), mid (D=0.5) and low (0<D<0.3)}.  
D.1. Single Phase-to-Ground Faults  
This section contains Figure D.1 to Figure D.16 for various single phase to ground faults. 
Summary of same test cases are presented in Chapter 4.  
 
 
Figure D.1: Plots of |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-3). 
 
Figure D.2: Plots of |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-4). 
Time(s) 0.140 0.340 
0.0 
4.5 
|D
IF
F_
S|
(p
u)
phA phB phC THR...
0.0 
2.0 
|D
IF
F_
L|
(p
u)
phA phB phC THR...
FLT
Trip
Time(s) 0.140 0.340 
0.0 
4.5 
|D
IF
F_
S|
(p
u)
phA phB phC THR...
0.0 
2.0 
|D
IF
F_
L|
(p
u)
phA phB phC THR...
FLT
Trip
 184 
 
 
Figure D.3: Plots of |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-5) 
 
Figure D.4: Plots of |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-6) 
 
Figure D.5: Plots of |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-7) 
 
Figure D.6: Plots of |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-8) 
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Figure D.7: Plots of |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-9). 
 
Figure D.8: Plots of |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-10). 
 
Figure D.9: Plots of |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-11). 
 
Figure D.10: Plots of |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-12). 
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Figure D.11: Plots of |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-13). 
 
Figure D.12: Plots of |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-14). 
 
Figure D.13: Plots of |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-15). 
 
Figure D.14: Plots of |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-16). 
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Figure D.15: Plots of |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-17). 
 
Figure D.16: Plots of |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-18). 
 
D.2. Phase-to-Phase and Double Phase-to-Ground Faults 
 
Figure D.17: Plots of |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-21) 
 
Figure D.18: Plots of |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-22) 
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Figure D.19: Plots of |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-23). 
 
Figure D.20: Plots of |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-24). 
 
Figure D.21: Plots of |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-25) 
 
Figure D.22: Plots of |DIFF| signals computed by 
RELAYS and RELAYL, and fault inception/trip 
signals (Case 4-26) 
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Figure D.23: Plots of |DIFF| signals computed by RELAYS and RELAYL, and fault inception/trip signals 
(Case 4-27). 
D.3. Three-Phase Faults 
Table D-1: Relay operating times for three-phase and three phase-to-ground faults 
SIR 
Tap 
Position 
Fault 
Location 
Fault type Rf(ohms) 
Trip 
time(ms) 
1 
high 
F4  ABC  0.1  10 
F4  ABCg  20  16 
F5  ABC  0.1  7 
F5  ABCg  20  8 
low 
F4  ABC  0.1  10 
F4  ABCg  20  17 
F5  ABC  0.1  10 
F5  ABCg  20  7 
5 
high 
F4  ABC  0.1  8 
F4  ABCg  20  20 
F5  ABC  0.1  7 
F5  ABCg  20  12 
low 
F4  ABC  0.1  14 
F4  ABCg  20  20 
F5  ABC  0.1  8 
F5  ABCg  20  8 
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D.4. External Faults  
Table D-2: Relay performance in the event of external faults 
SIR  Tap Position 
Fault 
Location 
Fault type 
Relay 
operation 
1 
high 
F1  Ag  NO 
F1  BC  NO 
F1  ABCg  NO 
F2  Ag  NO 
F2  BC  NO 
F2  ABCg  NO 
low 
F1  Ag  NO 
F1  BC  NO 
F1  ABCg  NO 
F2  Ag  NO 
F2  BC  NO 
F2  ABCg  NO 
5 
high 
F1  Ag  NO 
F1  BC  NO 
F1  ABCg  NO 
F2  Ag  NO 
F2  BC  NO 
F2  ABCg  NO 
low 
F1  Ag  NO 
F1  BC  NO 
F1  ABCg  NO 
F2  Ag  NO 
F2  BC  NO 
F2  ABCg  NO 
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Appendix E 
Additional Simulation Results of Directional 
Comparison Based Protection Technique 
Additional test results in this appendix illustrate the performance of the phase shifting 
transformer protection technique based on directional comparison principle presented in 
Chapter 5. A large number of tests are performed for various types of internal and 
external faults and fault locations. Tests are formed for different system conditions like 
such as SIRs{0.2, 1, 5}, PST tap positions {high (0.7<D<1), mid (D=0.5) and low 
(0<D<0.3)}.  
E.1. Internal Fault in an Unloaded PST 
 
 
Figure E.1: Plots of arguments and digital signals 
(Case 5-5). 
 
Figure E.2: Plots of arguments and digital signals 
(Case 5-6). 
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Figure E.3: Plots of arguments and trip signals 
(Case 5-7). 
 
Figure E.4: Plots of arguments and trip signals 
(Case 5-8). 
 
Figure E.5: Plots of arguments and trip signals 
(Case 5-9). 
 
Figure E.6: Plots of arguments and trip signals 
(Case 5-10). 
Time(s) 0.300 0.310 0.320 0.330 0.340 
-180 
-90 
0 
90 
180 
An
gl
e(
de
g)
Relay S1 Relay L1
-180 
-90 
0 
90 
180 
An
gl
e(
de
g)
Relay S2 Relay L2
CBS
Int.FLT
Trip
Trip_POS
Trip_Neg.
Time(s) 0.290 0.300 0.310 0.320 0.330 
-180 
-90 
0 
90 
180 
An
gl
e(
de
g)
Relay S1 Relay L1
-180 
-90 
0 
90 
180 
An
gl
e(
de
g)
Relay S2 Relay L2
CBS
Int.FLT
Trip
Trip_POS
Trip_Neg.
Time(s) 0.300 0.310 0.320 0.330 0.340 
-180 
-90 
0 
90 
180 
An
gl
e(
de
g)
Relay S1 Relay L1
-180 
-90 
0 
90 
180 
An
gl
e(
de
g)
Relay S2 Relay L2
CBS
Int.FLT
Trip
Trip_POS
Trip_Neg.
Time(s) 0.300 0.310 0.320 0.330 0.340 
-180 
-90 
0 
90 
180 
An
gl
e(
de
g)
Relay S1 Relay L1
-180 
-90 
0 
90 
180 
An
gl
e(
de
g)
Relay S2 Relay L2
CBS
Int.FLT
Trip
Trip_POS
Trip_Neg.
 193 
 
 
Figure E.7: Plots of arguments and trip signals 
(Case 5-11). 
 
Figure E.8: Plots of arguments and trip signals 
(Case 5-12). 
 
Figure E.9: Plots of arguments and trip signals 
(Case 5-13). 
 
Figure E.10: Plots of arguments and trip signals 
(Case 5-14). 
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Figure E.11: Plots of arguments and trip signals (Case 5-15). 
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E.2. Phase-to-Phase and Three-Phase Faults in a Loaded 
Transformer 
Table E-1: Relay operating times in the event of internal ph-ph and 3-ph faults 
SIR  Tap Position  Fault type 
Fault 
Location 
Rf(Ω)  Trip time(ms) 
0.2 
high 
BC  F4  1  6 
BCG  F5  20  8 
ABC  F6  1  7 
mid 
BC  F4  1  6 
BCG  F5  20  8 
ABC  F6  1  7 
low 
BC  F4  1  6 
BCG  F5  20  8 
ABC  F6  1  8 
 
Table E-2: Relay operating times in the event of internal ph-ph and 3 phase faults, S 
SIR  Tap Position  Fault type 
Fault 
Location 
Rf(Ω)  Trip time(ms) 
5 
high 
BC  F4  1  9 
BCG  F5  20  13 
ABC  F6  1  9 
mid 
BC  F4  1  13 
BCG  F5  20  12 
ABC  F6  1  8 
low 
BC  F4  1  9 
BCG  F5  20  9 
ABC  F6  1  8 
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E.3. Turn-to-Turn Faults 
 
Figure E.12: Plots of arguments and trip signals 
in the event of turn-to-turn fault at series unit 
primary winding (Case 5-63) 
 
Figure E.13: Plots of arguments and trip signals 
in the event of turn-to-turn fault at series unit 
primary winding (Case 5-64) 
 
Figure E.14: Plots of arguments and trip signals 
in the event of turn-to-turn fault at series unit 
secondary winding (Case 5-65) 
 
Figure E.15: Plots of arguments and trip signals 
in the event of turn-to-turn fault at series unit 
secondary winding (Case 5-66) 
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Figure E.16: Plots of arguments and trip signals 
in the event of turn-to-turn fault at exciting unit 
primary winding (Case 5-67) 
 
Figure E.17: Plots of arguments and trip signals 
in the event of turn-to-turn fault at exciting unit 
primary winding (Case 5-68) 
 
Figure E.18: Plots of arguments and trip signals 
in the event of turn-to-turn fault at exciting unit 
secondary winding (Case 5-69) 
 
Figure E.19: Plots of arguments and trip signals 
in the event of turn-to-turn fault at exciting unit 
secondary winding (Case 5-70) 
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Figure E.20: Plots of arguments and trip signals 
in the event of turn-to-turn fault at  series unit 
primary winding (Case 5-71) 
 
Figure E.21: Plots of arguments and trip signals 
in the event of turn-to-turn fault at series unit 
primary winding (Case 5-72) 
 
Figure E.22: Plots of arguments and trip signals 
in the event of turn-to-turn fault at series unit 
secondary winding (Case 5-73) 
 
Figure E.23: Plots of arguments and trip signals 
in the event of turn-to-turn fault at series unit 
secondary winding (Case 5-74) 
Time(s) 0.1950 0.2050 0.2150 0.2250 0.2350 
-180 
-90 
0 
90 
180 
An
gl
e(
de
g)
Relay S1 Relay L1
-180 
-90 
0 
90 
180 
An
gl
e(
de
g)
Relay S2 Relay L2
Int.FLT
Trip
Trip_POS
Trip_Neg.
Time(s) 0.1950 0.2050 0.2150 0.2250 0.2350 
-180 
-90 
0 
90 
180 
An
gl
e(
de
g)
Relay S1 Relay L1
-180 
-90 
0 
90 
180 
An
gl
e(
de
g)
Relay S2 Relay L2
Int.FLT
Trip
Trip_POS
Trip_Neg.
Time(s) 0.190 0.200 0.210 0.220 0.230 
-180 
-90 
0 
90 
180 
An
gl
e(
de
g)
Relay S1 Relay L1
-180 
-90 
0 
90 
180 
An
gl
e(
de
g)
Relay S2 Relay L2
Int.FLT
Trip
Trip_POS
Trip_Neg.
Time(s) 0.1950 0.2050 0.2150 0.2250 0.2350 
-180 
-90 
0 
90 
180 
An
gl
e(
de
g)
Relay S1 Relay L1
-180 
-90 
0 
90 
180 
An
gl
e(
de
g)
Relay S2 Relay L2
Int.FLT
Trip
Trip_POS
Trip_Neg.
 199 
 
 
Figure E.24: Plots of arguments and trip signals 
in the event of turn-to-turn fault at exciting unit 
primary winding (Case 5-75) 
 
Figure E.25: Plots of arguments and trip signals 
in the event of turn-to-turn fault at exciting unit 
primary winding (Case 5-76) 
 
Figure E.26: Plots of arguments and trip signals 
in the event of turn-to-turn fault at exciting unit 
secondary winding (Case 5-77) 
 
Figure E.27: Plots of arguments and trip signals 
in the event of turn-to-turn fault at exciting unit 
secondary winding (Case 5-78) 
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Figure E.28: Plots of arguments and trip signals 
in the event of turn-to-turn fault at series unit 
primary winding (Case 5-79) 
 
Figure E.29: Plots of arguments and trip signals 
in the event of turn-to-turn fault at series unit 
primary winding (Case 5-80) 
 
Figure E.30: Plots of arguments and trip signals 
in the event of turn-to-turn fault at series unit 
secondary winding (Case 5-81) 
 
Figure E.31: Plots of arguments and trip signals 
in the event of turn-to-turn fault at series unit 
secondary winding (Case 5-82) 
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Figure E.32: Plots of arguments and trip signals 
in the event of turn-to-turn fault at exciting unit 
primary winding (Case 5-83) 
 
Figure E.33: Plots of arguments and trip signals 
in the event of turn-to-turn fault at exciting unit 
primary winding (Case 5-84) 
 
Figure E.34: Plots of arguments and trip signals 
in the event of turn-to-turn fault at exciting unit 
secondary winding (Case 5-85) 
 
Figure E.35: Plots of arguments and trip signals 
in the event of turn-to-turn fault at exciting unit 
secondary winding (Case 5-86) 
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Figure E.36: Plots of arguments and trip signals 
in the event of turn-to-turn fault at series unit 
primary winding (Case 5-87) 
 
Figure E.37: Plots of arguments and trip signals 
in the event of turn-to-turn fault at series unit 
primary winding (Case 5-88) 
 
 
Figure E.38: Plots of arguments and trip signals 
in the event of turn-to-turn fault at series unit 
secondary winding (Case 5-89) 
 
Figure E.39: Plots of arguments and trip signals 
in the event of turn-to-turn fault at series unit 
secondary winding (Case 5-90) 
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Figure E.40: Plots of arguments and trip signals 
in the event of turn-to-turn fault at exciting unit 
primary winding (Case 5-91) 
 
Figure E.41: Plots of arguments and trip signals 
in the event of turn-to-turn fault at exciting unit 
primary winding (Case 5-92) 
 
Figure E.42: Plots of arguments and trip signals 
in the event of turn-to-turn fault at exciting unit 
secondary winding (Case 5-93) 
 
Figure E.43: Plots of arguments and trip signals 
in the event of turn-to-turn fault at exciting unit 
secondary winding (Case 5-94) 
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E.4. External Faults  
 
 
Figure E.44: Plots of phase A current, arguments 
and trip signals in the event of external A-g fault 
with CT saturation at location F1 (Case 5-103) 
 
Figure E.45: Plots of phase B current, arguments 
and trip signals in the event of external BC fault 
with CT saturation at location F1 (Case 5-104) 
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Figure E.46: Plots of phase C current, arguments 
and trip signals in the event of external BC-g 
with CT saturation at location F1 (Case 5-105) 
 
 
 
 
 
 
 
 
 
 
Figure E.47: Plots of phase A current, arguments 
and trip signals in the event of external ABC 
fault with CT saturation at location F1 (Case 
5-106) 
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Figure E.48: Plots of phase A current, arguments 
and trip signals in the event of external A-g  with 
CT saturation at location F1(Case 5-107) 
 
 
Figure E.49: : Plots of phase B current, 
arguments and trip signals in the event of 
external BC  with CT saturation at location F1 
(Case 5-108). 
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Figure E.50: Plots of phase C current, arguments 
and trip signals in the event of external BC-g  
with CT saturation at location F1 (Case 5-109). 
 
 
 
 
 
 
 
 
 
 
 
Figure E.51: Plots of phase C current, arguments 
and trip signals in the event of external ABC  
with CT saturation at location F1 (Case 5-110) 
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